W6810
6. PIN DESCRIPTION
Pin
Name
Pin Functionality
No.
VREF
1
This pin is used to bypass the on-chip 2.5V voltage reference. It needs to be decoupled to VSS
through a 0.1 μF ceramic decoupling capacitor. No external loads should be tied to this pin.
RO-
2
Inverting output of the receive smoothing filter. This pin can typically drive a 2 kΩ load to 1.575
volt peak referenced to the analog ground level.
PAI
3
4
This pin is the inverting input to the power amplifier. Its DC level is at the VAG voltage.
PAO-
Inverting power amplifier output. This pin can drive a 300 Ω load to 1.575 volt peak referenced
to the VAG voltage level.
PAO+
5
Non-inverting power amplifier output. This pin can drive a 300 Ω load to 1.575 volt peak
referenced to the VAG voltage level.
VDD
6
7
Power supply. This pin should be decoupled to VSS with a 0.1μF ceramic capacitor.
FSR
8 kHz Frame Sync input for the PCM receive section. This pin also selects channel 0 or
channel 1 in the GCI and IDL modes. It can also be connected to the FST pin when transmit
and receive are synchronous operations.
PCMR
8
9
PCM input data receive pin. The data needs to be synchronous with the FSR and BCLKR pins.
BCLKR
PCM receive bit clock input pin. This pin also selects the interface mode. The GCI mode is
selected when this pin is tied to VSS. The IDL mode is selected when this pin is tied to VDD.
This pin can also be tied to the BCLKT when transmit and receive are synchronous operations.
PUI
10
11
Power up input signal. When this pin is tied to VDD, the part is powered up. When tied to VSS,
the part is powered down.
MCLK
System master clock input. Possible input frequencies are 256 kHz, 512 kHz, 1536 kHz, 1544
kHz, 2048 kHz, 2560 kHz & 4096 kHz. For a better performance, it is recommended to have
the MCLK signal synchronous and aligned to the FST signal. This is a requirement in the
case of 256 and 512 kHz frequency.
BCLKT
PCMT
FST
12
13
14
15
16
PCM transmit bit clock input pin.
PCM output data transmit pin. The output data is synchronous with the FST and BCLKT pins.
8 kHz transmit frame sync input. This pin synchronizes the transmit data bytes.
This is the supply ground. This pin should be connected to 0V.
VSS
μ/A-Law
Compander mode select pin. μ-Law companding is selected when this pin is tied to VDD. A-Law
companding is selected when this pin is tied to VSS.
AO
AI-
17
18
19
20
Analog output of the first gain stage in the transmit path.
Inverting input of the first gain stage in the transmit path.
Non-inverting input of the first gain stage in the transmit path.
AI+
VAG
Mid-Supply analog ground pin, which supplies a 2.5 Volt reference voltage for all-analog signal
processing. This pin should be decoupled to VSS with a 0.01μF capacitor. This pin becomes
high impedance when the chip is powered down.
Publication Release Date: July, 2006
- 7 -
Revision A13
WINBOND [ WINBOND ]
