欢迎访问ic37.com |
会员登录 免费注册
发布采购

W6810ISG 参数 Datasheet PDF下载

W6810ISG图片预览
型号: W6810ISG
PDF下载: 下载PDF文件 查看货源
内容描述: 单通道语音频带编解码器 [SINGLE-CHANNEL VOICEBAND CODEC]
分类和应用: 解码器编解码器
文件页数/大小: 37 页 / 321 K
品牌: WINBOND [ WINBOND ]
 浏览型号W6810ISG的Datasheet PDF文件第4页浏览型号W6810ISG的Datasheet PDF文件第5页浏览型号W6810ISG的Datasheet PDF文件第6页浏览型号W6810ISG的Datasheet PDF文件第7页浏览型号W6810ISG的Datasheet PDF文件第9页浏览型号W6810ISG的Datasheet PDF文件第10页浏览型号W6810ISG的Datasheet PDF文件第11页浏览型号W6810ISG的Datasheet PDF文件第12页  
W6810
7. FUNCTIONAL DESCRIPTION
W6810 is a single-rail, single channel PCM CODEC for voiceband applications. The CODEC complies
with the specifications of the ITU-T G.712 recommendation. The CODEC also includes a complete
μ-
Law and A-Law compander. The
μ-Law
and A-Law companders are designed to comply with the
specifications of the ITU-T G.711 recommendation.
The block diagram in section 3 shows the main components of the W6810. The chip consists of a
PCM interface, which can process long and short frame sync formats, as well as GCI and IDL formats.
The pre-scaler of the chip provides the internal clock signals and synchronizes the CODEC sample
rate with the external frame sync frequency. The power conditioning block provides the internal
power supply for the digital and the analog section, while the voltage reference block provides a
precision analog ground voltage for the analog signal processing. The main CODEC block diagram
is shown in section 3.
VA
V
AG
G
+
-
+
PAO+
PAO -
PAI
Receive Path
8
D/A
Converter
w
+
f
C
= 3400Hz
H
Smoot
Smoothing
n Filter
1
Smoothing
Smoot
nFilter
2
RO -
μ/A
--
Cont
Control
ol
Transmit Path
AO
8
μ
/A -
μ
/A- Control
Cont
A/D
Converter
++
f
C
= 200Hz
f
C
= 200
High Pass
H
High
Filt
Filter
Pas
f
C
= 3400Hz
=
Ant-Aliasing
H
Ant-Aliasi
i Filter
n
Ant-Aliasi
Ant-Aliasing
-
Filter
AI+
AI -
Figure 7.1 The W6810 Signal Path
7.1. Transmit Path
The A-to-D path of the CODEC contains an analog input amplifier with externally configurable gain
setting (see application examples in section 11). The device has an input operational amplifier whose
output is the input to the encoder section. If the input amplifier is not required for operation it can be
powered down and bypassed. In that case a single ended input signal can be applied to the AO pin or
the AI- pin. The AO pin becomes high input impedance when the input amplifier is powered down. The
input amplifier can be powered down by connecting the AI+ pin to V
DD
or V
SS
. The AO pin is selected
as an input when AI+ is tied to V
DD
and the AI- pin is selected as an input when AI+ is tied to V
SS
(see
Table 7.1).
-8-