欢迎访问ic37.com |
会员登录 免费注册
发布采购
所在地: 型号: 精确
  • 批量询价
  •  
  • 供应商
  • 型号
  • 数量
  • 厂商
  • 封装
  • 批号
  • 交易说明
  • 询价
  •  
  • 北京元坤伟业科技有限公司

         该会员已使用本站17年以上

  • HY638100J-20
  • 数量-
  • 厂家-
  • 封装-
  • 批号-
  • -
  • QQ:857273081QQ:857273081 复制
    QQ:1594462451QQ:1594462451 复制
  • 010-62104931、62106431、62104891、62104791 QQ:857273081QQ:1594462451
更多
  • HY638100J-20图
  • 深圳市芯福林电子有限公司

     该会员已使用本站15年以上
  • HY638100J-20
  • 数量65000 
  • 厂家HYUNDAI 
  • 封装SOJ-32 
  • 批号23+ 
  • 真实库存全新原装正品!代理此型号
  • QQ:2881495753QQ:2881495753 复制
  • 0755-23605827 QQ:2881495753
  • HY638100J-20图
  • 集好芯城

     该会员已使用本站13年以上
  • HY638100J-20
  • 数量17624 
  • 厂家HYUNDAI 
  • 封装SOJ-32 
  • 批号最新批次 
  • 原装原厂 现货现卖
  • QQ:3008092965QQ:3008092965 复制
    QQ:3008092965QQ:3008092965 复制
  • 0755-83239307 QQ:3008092965QQ:3008092965
  • HY638100J-20图
  • 深圳市创德丰电子有限公司

     该会员已使用本站15年以上
  • HY638100J-20
  • 数量70000 
  • 厂家HYUNDAI 
  • 封装SOJ32 
  • 批号98+ 
  • 一定原装深圳现货
  • QQ:2851807192QQ:2851807192 复制
    QQ:2851807191QQ:2851807191 复制
  • 86-755-83226910, QQ:2851807192QQ:2851807191
  • HY638100J-20图
  • 深圳市集创讯科技有限公司

     该会员已使用本站5年以上
  • HY638100J-20
  • 数量55000 
  • 厂家HYUNDAI 
  • 封装SOJ32 
  • 批号24+ 
  • 原装进口正品现货,假一罚十价格优势
  • QQ:2885393494QQ:2885393494 复制
    QQ:2885393495QQ:2885393495 复制
  • 0755-83244680 QQ:2885393494QQ:2885393495
  • HY638100J-20图
  • 深圳市得捷芯城科技有限公司

     该会员已使用本站11年以上
  • HY638100J-20
  • 数量492 
  • 厂家HYUNDAI 
  • 封装NA/ 
  • 批号23+ 
  • 优势代理渠道,原装正品,可全系列订货开增值税票
  • QQ:3007977934QQ:3007977934 复制
    QQ:3007947087QQ:3007947087 复制
  • 0755-82546830 QQ:3007977934QQ:3007947087
  • HY638100J-20图
  • 深圳市宏世佳电子科技有限公司

     该会员已使用本站13年以上
  • HY638100J-20
  • 数量3565 
  • 厂家HYNIX 
  • 封装SOJ 
  • 批号2023+ 
  • 全新原厂原装产品、公司现货销售
  • QQ:2881894393QQ:2881894393 复制
    QQ:2881894392QQ:2881894392 复制
  • 0755- QQ:2881894393QQ:2881894392
  • HY638100J-20图
  • 深圳市创思克科技有限公司

     该会员已使用本站2年以上
  • HY638100J-20
  • 数量7800 
  • 厂家HY 
  • 封装SOJ 
  • 批号20+ 
  • 全新原装原厂实力挺实单欢迎来撩
  • QQ:1092793871QQ:1092793871 复制
  • -0755-88910020 QQ:1092793871
  • HY638100J-20图
  • 深圳市宗天技术开发有限公司

     该会员已使用本站10年以上
  • HY638100J-20
  • 数量492 
  • 厂家HYUNDAI 
  • 封装SOJ-32 
  • 批号21+ 
  • 宗天技术 原装现货/假一赔十
  • QQ:444961496QQ:444961496 复制
    QQ:2824256784QQ:2824256784 复制
  • 0755-88601327 QQ:444961496QQ:2824256784
  • HY638100J-20图
  • 深圳市一线半导体有限公司

     该会员已使用本站11年以上
  • HY638100J-20
  • 数量24500 
  • 厂家原厂品牌 
  • 封装原厂外观 
  • 批号 
  • 全新原装部分现货其他订货
  • QQ:2881493920QQ:2881493920 复制
    QQ:2881493921QQ:2881493921 复制
  • 0755-88608801多线 QQ:2881493920QQ:2881493921

产品型号HY638100J-20的Datasheet PDF文件预览

HY638100 Series  
128Kx8bit CMOS FAST SRAM  
DESCRIPTION  
The HY638100 is a high-speed 131,072 x 8-bits CMOS static RAM fabricated using Hyundai's high  
performance CMOS process technology. This high reliability process coupled with high-speed circuit design  
techniques, yields maximum access time of 15ns. The HY638100 has a data retention mode that  
guarantees data to remain valid at a minimum power supply voltage of 2.0 volt. It is suitable for use in high-  
density high-speed system applications.  
FEATURES  
BLOCK DIAGRM  
·
·
·
Single 5V±10% Power Supply  
High speed - 15/20/25ns(max.)  
Low power consumption(Max.)  
ROW DECODER  
I/O1  
A0  
Mode  
Operating 15ns  
Conditions Current Units  
MEMORY ARRAY  
512x2048  
150  
140  
40  
mA  
mA  
mA  
mA  
uA  
20/25ns  
TTL  
CMOS  
Standby  
A16  
I/O8  
2
/CS  
/OE  
/WE  
L
500  
·
Battery backup(L-part)  
- 2.0V(min.) data retention  
Fully static operation and Tri-state outputs  
- No clock or refresh required  
·
·
·
TTL compatible inputs and outputs  
Standard pin configuration  
- 32pin 400mil SOJ  
- 32pin 400mil TSOP-II  
PIN CONNECTION  
PIN DESCRIPTION  
Pin Name  
/CS  
/WE  
Pin Function  
Chip Select  
A0  
A1  
A16  
A15  
A14  
A13  
/OE  
I/O8  
I/O7  
Vss  
Vcc  
I/O6  
I/O5  
A12  
A11  
A10  
A9  
1
2
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
A2  
3
A3  
4
Write Enable  
Output Enable  
Adderss Input  
Data Input/Output  
Power(+5.0V)  
Ground  
/CS  
I/O1  
I/O2  
Vcc  
Vss  
I/O3  
I/O4  
/WE  
A4  
5
6
/OE  
7
8
A0~A16  
I/O1~I/O8  
Vcc  
9
10  
11  
12  
13  
14  
15  
16  
Vss  
A5  
A6  
A7  
A8  
SOJ/TSOP-II  
ORDERING INFORMATION  
Part No.  
HY638100J  
HY638100LJ  
HY638100T2  
Speed  
15/20/25  
15/20/25  
15/20/25  
Power  
L-part  
L-part  
Package  
SOJ  
SOJ  
TSOP-II  
TSOP-II  
HY638100LT2 15/20/25  
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any  
responsibility for use of circuits described. No patent licenses are implied.  
Rev.02 / Dec.97  
Hyundai Semiconductor  
HY638100 Series  
ABSOLUTE MAXIMUM RATING (1)  
Symbol  
VCC, VIN, VOUT  
TA  
TSTG  
PD  
Parameter  
Power Supply, Input/Output Voltage  
Operating Temperature  
Storage Temperature  
Rating  
-0.5 to 7.0  
0 to 70  
-65 to 150  
1.0  
Unit  
V
°C  
°C  
W
Power Dissipation  
IOUT  
Data Output Current  
50  
mA  
TSOLDER  
Lead Soldering Temperature & Time  
260 · 10  
°C · sec  
Note  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent  
damage to the device. This is stress rating only and functional operation of the device at these or  
any other conditions above those indicated in the operational of this specification is not implied.  
Exposure to absolute maximum rating conditions for extended period may affect reliability.  
RECOMMENDED DC OPERATING CONDITIONS  
TA=0°C to 70°C  
Symbol  
VCC  
VSS  
VIH  
VIL  
Parameter  
Supply Voltage  
Ground  
Input High Voltage  
Input Low Voltage  
Min.  
4.5  
0
2.2  
-0.5(1)  
Typ  
5.0  
0
-
-
Max.  
5.5  
0
Vcc+0.5  
0.8  
Unit  
V
V
V
V
Note  
1. VIL = -3.0V for pulse width less than 10ns  
TRUTH TABLE  
/CS  
H
/WE  
X
/OE  
X
Mode  
Standby  
I/O Operation  
Hi-Z  
L
L
H
H
H
L
Output Disabled  
Read  
Hi-Z  
DOUT  
L
L
X
Write  
DIN  
Note:  
1. H=VIH, L=VIL, X=Don't care  
Rev.02 / Dec.97  
2
HY638100 Series  
DC ELECTRICAL CHARACTERISTICS  
Vcc = 5.0V±10%, TA = 0°C to 70°C, unless otherwise specified.  
Symbol  
IIL  
ILO  
Parameter  
Input Leakage Current  
Test Conditions  
VSS < VIN < VCC  
Min Typ Max  
Unit  
uA  
uA  
-2  
-2  
-
-
2
2
Output Leakage Current VSS < VOUT < VCC,  
/CS = VIH or /OE = VIH or /WE = VIL  
/CS = VIL, II/O = 0mA, 15ns  
ICC1  
ISB  
Average Operating  
Current  
-
-
-
-
-
-
150  
140  
40  
mA  
mA  
mA  
Min. Duty Cycle = 100% 20/25ns  
/CS = VIH, VIN=VIH or VIL Min. Cycle  
TTL Standby Current  
(TTL Inputs)  
ISB1  
CMOS Standby Current /CS > VCC-0.2V, VIN >  
-
-
-
-
50  
-
2
500  
0.4  
-
mA  
uA  
V
(CMOS Inputs)  
Output Low Voltage  
Output High Voltage  
VCC-0.2V or VIN < 0.2V  
IOL = 8.0mA  
L
VOL  
VOH  
IOH = -4.0mA  
2.4  
-
V
Note : Typical values are at Vcc = 5.0V, TA = 25°C  
AC CHARACTERISTICS  
Vcc = 5.0V±10%, TA = 0°C to 70°C, unless otherwise specified.  
-15  
-20  
-25  
Symbol  
#
Parameter  
Unit  
Min Max Min Max Min Max  
READ CYCLE  
1
2
3
4
5
6
7
8
9
TRC  
TAA  
Read Cycle Time  
Address Access Time  
Chip Select Access Time  
Output Enable to Output Valid  
Chip Select to Output in Low Z  
Output Enable to Output in Low Z  
Chip Deselecting to Output in High Z  
15  
-
-
-
15  
15  
7
-
-
8
8
-
20  
-
-
-
20  
20  
9
-
-
9
9
-
25  
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
25  
25  
10  
-
TACS  
TOE  
TCLZ  
TOLZ  
TCHZ  
-
-
-
3
3
0
0
3
3
3
0
0
3
3
3
0
0
3
-
10  
10  
-
TOHZ Out Disable to Output in High Z  
TOH Output Hold from Address Change  
WRITE CYCLE  
10 TWC  
11 TCW  
12 tAW  
13 tAS  
14 tWP  
15 tWR  
16 tWHZ  
17 tDW  
18 tDH  
19 tOW  
Write Cycle Time  
15  
12  
12  
0
12  
2
0
8
0
3
-
-
-
-
-
-
7
-
-
-
20  
15  
15  
0
15  
2
0
9
0
3
-
-
-
-
-
-
9
-
-
-
25  
17  
17  
0
17  
2
0
10  
0
-
-
-
-
-
-
10  
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Chip Select to End of Write  
Address Valid to End of Write  
Address Set-up Time  
Write Pulse Width  
Write Recovery Time  
Write to Output in High Z  
Data to Write Time Overlap  
Data Hold from Write Time  
Output Active from End of Write  
3
Rev.02 / Dec.97  
3
HY638100 Series  
AC TEST CONDITIONS  
Vcc = 5.0V±10%, TA = 0°C to 70°C, unless otherwise specified.  
Parameter  
Input Pulse Level  
Input Rise and Fall Time  
Input and Output Timing Reference Level  
Output Load  
Value  
0V to 3.0V  
3ns  
1.5V  
See below  
AC TEST LOADS  
Output Load (A)  
Output Load (B)  
(for tCHZ, tCLZ, tOHZ, tOLZ, tWHZ & tOW)  
+5V  
+5V  
480 Ohm  
480 Ohm  
DOUT  
DOUT  
CL=30pF(1)  
255 Ohm  
CL=5pF(1)  
255 Ohm  
Note : Including jig and scope capacitance  
CAPACITANCE  
Temp = 25°C, f= 1.0MHz  
Symbol  
CIN  
CI/O  
Parameter  
Input Capacitance  
Input/Output Capacitance  
Condition  
VIN = 0V  
VI/O = 0V  
Max.  
6
8
Unit  
pF  
pF  
Note : This parameter is sampled and not 100% tested  
Rev.02 / Dec.97  
4
HY638100 Series  
TIMING DIAGRAM  
READ CYCLE 1  
tRC  
ADDR  
OE  
tAA  
tOE  
tOH  
tOLZ  
CS  
tACS  
tCLZ  
tOHZ  
tCHZ  
High-Z  
Data  
Out  
Data Valid  
Note (Read Cycle)  
1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are  
not referenced to output voltage levels.  
2. At any given temperature and voltage condition, tCHZ max. is less than tCLZ min. both for a given  
device and from device to device.  
3. /WE is high for read cycle.  
READ CYCLE 2  
tRC  
ADDR  
tAA  
tOH  
tOH  
Data  
Out  
Previous Data  
Data Valid  
Note (Read Cycle)  
1. /WE is high for read cycle.  
2. Device is continuously selected /CS=VIL.  
3. /OE=VIL.  
Rev.02 / Dec.97  
5
HY638100 Series  
WRITE CYCLE 1(/OE Clocked)  
tWC  
ADDR  
OE  
tAW  
tCW  
CS  
tAS  
tWR  
tWP  
WE  
tDW  
tDH  
Data Valid  
Data In  
tOHZ  
Data  
Out  
WRITE CYCLE 2(/OE Low Fixed)  
tWC  
ADDR  
tAW  
tCW  
tWR  
CS  
tAS  
tWP  
WE  
tDW  
tDH  
Data Valid  
tOW  
Data In  
tWHZ  
(8)  
(7)  
Data  
Out  
Rev.02 / Dec.97  
6
HY638100 Series  
Notes(Write Cycle)  
1. A write occurs during the overlap of a low /CS and a low /WE. A write begins at the latest transition  
among /CS going low, and /WE going low : A write ends at the earliest transition among /CS going  
high and /WE going high. tWP is measured from the beginning of write to the end of write.  
2. tCW is measured from the later of /CS going low to end of write.  
3. tAS is measured from the address valid to the beginning of write.  
4. tWR is measured from the end of write to the address change. tWR applied in case a write ends as  
/CS or /WE going high.  
5. If /OE and /WE are in the read mode during this period, the I/O pins are in the output low-Z state,  
inputs of opposite phase of the output must not be applied because bus contention can occur.  
6. If /CS goes low simultaneously with /WE going low or after /WE going low, the outputs remain in high  
impedance state.  
7. DOUT is the same phase of latest written data in the write cycle.  
8. DOUT is the read data of the new address.  
DATA RETENTION ELECTRIC CHARACTERISTIC( L-Version )  
TA=0°C to 70°C  
Symbol  
VDR  
Parameter  
Vcc for Data Retention /CS > Vcc - 0.2V  
Test Conditions  
Power Min  
Typ Max Unit  
2.0  
-
-
V
ICCDR  
Data Retention urrent  
Vcc = 3V, /CS > Vcc-0.2V  
L
-
10  
50  
uA  
Vin > Vcc – 0.2 or < 0.2V  
See Data Retention Timing  
Diagram  
TCDR  
TR  
Chip Deselect to Data  
Retention Time  
Operating Recovery  
Time  
0
-
-
-
-
ns  
ns  
tRC(2)  
Notes  
1. Typical values are at the condition of TA=25°C  
2. tRC is read cycle time  
DATA RETENTION WAVEFORM  
DATA RETENTION MODE  
VCC  
4.5V  
tCDR  
tR  
2.2V  
VDR  
CS>VCC-0.2V  
CS  
VSS  
RELIABILITY SPEC.  
TEST MODE  
TEST SPEC.  
ESD  
HBM  
MM  
> 2000V  
> 250V  
LATCH - UP  
< -100mA  
> 100mA  
Rev.02 / Dec.97  
7
HY638100 Series  
PACKAGE INFORMATION  
32pin 400mil Small Outline J-Form Package (J)  
0.032(0.8128)  
0.026(0.6604)  
0.040(1.016)  
0.030(0.762)  
0.405(10.287)  
0.395(10.033)  
0.380(9.6520)  
0.368(9.3472)  
0.444(11.2776)  
0.436(11.0744)  
0.0098(0.2489)  
0.0075(0.1905)  
0.829(21.0566)  
0.821(20.8534)  
0.148(3.759)  
0.138(3.505)  
MAX.  
MIN.  
UNIT : INCH(mm)  
0.050(1.27)  
BSC  
0.020(0.508)  
0.016(0.406)  
32pin 400mil Thin Small Outline Package (T2)  
0.404(10.2620)  
0.396(10.0580)  
MAX.  
UNIT : INCH(mm)  
0.470(11.9380)  
MIN.  
0.462(11.7350)  
0.829(21.0570)  
0.822(20.8790)  
GAGE PLANE  
BASE PLANE  
0-5  
0.0235(0.5970)  
0.0160(0.4060)  
1.2700 BSC  
(0.050)  
0.017(0.4500)  
0.012(0.3050)  
SEATING PLANE  
0.0059(0.1500)  
0.0020(0.0500)  
0.0038(0.2100)  
0.0047(0.1200)  
0.047(1.1940)  
0.039(0.9910)  
Rev.02 / Dec.97  
8
配单直通车
HY638100J-20产品参数
型号:HY638100J-20
是否无铅: 含铅
是否Rohs认证: 不符合
生命周期:Obsolete
IHS 制造商:SK HYNIX INC
零件包装代码:SOJ
包装说明:0.400 INCH, SOJ-32
针数:32
Reach Compliance Code:compliant
ECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41
风险等级:5.88
Is Samacsys:N
最长访问时间:20 ns
I/O 类型:COMMON
JESD-30 代码:R-PDSO-J32
JESD-609代码:e0
长度:20.96 mm
内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM
内存宽度:8
功能数量:1
端口数量:1
端子数量:32
字数:131072 words
字数代码:128000
工作模式:ASYNCHRONOUS
最高工作温度:70 °C
最低工作温度:
组织:128KX8
输出特性:3-STATE
可输出:YES
封装主体材料:PLASTIC/EPOXY
封装代码:SOJ
封装等效代码:SOJ32,.44
封装形状:RECTANGULAR
封装形式:SMALL OUTLINE
并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V
认证状态:Not Qualified
座面最大高度:3.76 mm
最大待机电流:0.002 A
最小待机电流:4.5 V
子类别:SRAMs
最大压摆率:0.14 mA
最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V
表面贴装:YES
技术:CMOS
温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)
端子形式:J BEND
端子节距:1.27 mm
端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.16 mm
Base Number Matches:1
  •  
  • 供货商
  • 型号 *
  • 数量*
  • 厂商
  • 封装
  • 批号
  • 交易说明
  • 询价
批量询价选中的记录已选中0条,每次最多15条。
 复制成功!