SX-A Family FPGAs
Clock Resources
Actel’s high-drive routing structure provides three clock
networks (Table
The first clock, called HCLK, is
hardwired from the HCLK buffer to the clock select
multiplexor (MUX) in each R-cell. HCLK cannot be
connected to combinatorial logic. This provides a fast
propagation path for the clock signal. If not used, this
pin must be set as Low or High on the board. It must not
be left floating.
describes the clock circuit
used for the constant load HCLK and the macros
supported.
HCLK does not function until the fourth clock cycle each
time the device is powered up to prevent false output
levels due to any possible slow power-on-reset signal and
fast start-up clock circuit. To activate HCLK from the first
cycle, the TRST pin must be reserved in the Design
software and the pin must be tied to GND on the board.
Two additional clocks (CLKA, CLKB) are global clocks that
can be sourced from external pins or from internal logic
signals within the SX-A device. CLKA and CLKB may be
connected to sequential cells or to combinational logic. If
CLKA or CLKB pins are not used or sourced from signals,
these pins must be set as Low or High on the board. They
must not be left floating.
describes the CLKA
Table 1-1 •
SX-A Clock Resources
A54SX08A
Routed Clocks (CLKA, CLKB)
Hardwired Clocks (HCLK)
Quadrant Clocks (QCLKA, QCLKB, QCLKC, QCLKD)
2
1
0
A54SX16A
2
1
0
A54SX32A
2
1
0
A54SX72A
2
1
4
and CLKB circuit used and the macros supported in SX-A
devices with the exception of A54SX72A.
In addition, the A54SX72A device provides four
quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD—
corresponding to bottom-left, bottom-right, top-left,
and top-right locations on the die, respectively), which
can be sourced from external pins or from internal logic
signals within the device. Each of these clocks can
individually drive up to an entire quadrant of the chip,
or they can be grouped together to drive multiple
quadrants (Figure
QCLK pins can
function as user I/O pins. If not used, the QCLK pins
must be tied Low or High on the board and must not be
left floating.
For more information on how to use quadrant clocks in
the A54SX72A device, refer to the
and
application notes.
The CLKA, CLKB, and QCLK circuits for A54SX72A as well
as the macros supported are shown in
Note that bidirectional clock buffers are only
available in A54SX72A. For more information, refer to
the
Constant Load
Clock Network
HCLKBUF
Figure 1-7 •
SX-A HCLK Clock Buffer
Clock Network
From Internal Logic
CLKBUF
CLKBUFI
CLKINT
CLKINTI
Figure 1-8 •
SX-A Routed Clock Buffer
v5.3
1-5
ACTEL [ Actel Corporation ]
