欢迎访问ic37.com |
会员登录 免费注册
发布采购

TTSV02622 参数 Datasheet PDF下载

TTSV02622图片预览
型号: TTSV02622
PDF下载: 下载PDF文件 查看货源
内容描述: STS - 24背板收发器 [STS-24 Backplane Transceiver]
分类和应用:
文件页数/大小: 64 页 / 1068 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号TTSV02622的Datasheet PDF文件第30页浏览型号TTSV02622的Datasheet PDF文件第31页浏览型号TTSV02622的Datasheet PDF文件第32页浏览型号TTSV02622的Datasheet PDF文件第33页浏览型号TTSV02622的Datasheet PDF文件第35页浏览型号TTSV02622的Datasheet PDF文件第36页浏览型号TTSV02622的Datasheet PDF文件第37页浏览型号TTSV02622的Datasheet PDF文件第38页  
Data Sheet  
June 2003  
TTSV02622 STS-24 Backplane Transceiver  
Registers (continued)  
Register Map (continued)  
Table 6. Register Map (continued)  
*
ADDR Reg.  
DB7  
DB6  
DB5  
DB4  
DB3  
DB2  
DB1  
DB0  
Reset Comments  
Value  
[6:0]  
Type  
(Hex)  
Channel Register Block  
20, 38 CREG  
HI-Z  
HI-Z  
CHANNEL PARALLEL  
Rx K1/K2 TOH SERIAL  
FORCE  
AIS-L  
Rx  
BEHAVIOR IN  
LOF  
01  
Rx  
CONTROL OF CONTROL  
ENABLE /  
DISABLE  
CONTROL  
SOURCE  
SELECT  
OUTPUT  
PORT PAR  
ERR INS  
CMD  
control  
signals.  
OUTPUT  
BUS  
TOH DATA  
OUTPUT  
OF  
CONTROL  
PARALLEL  
OUTPUT  
BUS  
PARITY  
ERR INS  
CMD  
21, 39 CREG Tx MODE OF Tx E1/F1/E2  
Tx S1/M0  
SOURCE  
SELECT  
Tx K1/K2  
SOURCE  
SELECT  
Tx D12  
SOURCE  
SELECT  
Tx D11  
SOURCE  
SELECT  
Tx D10  
SOURCE  
SELECT  
Tx D9  
00  
00  
Tx control  
signals.  
OPERATION  
SOURCE  
SELECT  
SOURCE  
SELECT  
22, 3A CREG  
23, 3B CREG  
24, 3C SREG  
25, 3D SREG  
26, 3E ISREG  
Tx D8  
Tx D7  
Tx D6  
Tx D5  
Tx D4  
Tx D3  
Tx D2  
Tx D1  
SOURCE  
SELECT  
SOURCE  
SELECT  
SOURCE  
SELECT  
SOURCE  
SELECT  
SOURCE  
SELECT  
SOURCE  
SELECT  
SOURCE  
SELECT  
SOURCE  
SELECT  
B1 ERROR A1/A2 ERROR  
00  
INSERT  
INSERT  
COMMAND  
COMMAND  
CONCAT  
CONCAT  
CONCAT  
CONCAT  
NA  
NA  
00  
Per STS-1  
change of  
state flag.  
INDICATION INDICATION INDICATION INDICATION  
12  
CONCAT  
9
6
3
CONCAT  
CONCAT  
CONCAT  
CONCAT  
CONCAT  
CONCAT  
CONCAT  
INDICATION INDICATION INDICATION INDICATION INDICATION INDICATION INDICATION INDICATION  
11  
8
5
2
10  
7
4
1
AIS-P FLAG PER STS-12  
ALARM FLAG  
Per-channel  
interrupt  
consolida-  
tion.  
ELASTIC  
STORE  
OVERFLOW  
FLAG  
27, 3F IEREG  
28, 40 IAREG  
ENABLE/MASK REGISTER [2:0]  
00  
00  
TOH  
SERIAL  
INPUT  
PORT  
INPUT  
LVDS LINK LOF FLAG  
RECEIVER FIFOALIGNER  
INTERNAL THRESHOLD  
Per STS-12  
interrupt  
flags.  
PARALLEL B1 PARITY  
BUS  
ERROR  
FLAG  
PATH  
PARITY  
ERROR  
FLAG  
ERROR FLAG  
PARITY  
ERROR  
FLAG  
PARITY  
ERROR  
FLAG  
29, 41 IEREG  
ENABLE/MASK REGISTER [5:0]  
00  
* ADDR values delimited by a comma indicate the address for each of two channels, from channel 1 or 2. For example, the register for Tx  
control signals has addresses of 20 and 38. This indicates that channel 1 Tx control signals are at address 20 and channel 2 Tx control  
signals are at address 38.  
† Reserved.  
34  
Agere Systems Inc.