欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S30F1508I6ES 参数 Datasheet PDF下载

EP1S30F1508I6ES图片预览
型号: EP1S30F1508I6ES
PDF下载: 下载PDF文件 查看货源
内容描述: Stratix器件系列数据手册 [Stratix Device Family Data Sheet]
分类和应用: 现场可编程门阵列可编程逻辑LTE
文件页数/大小: 290 页 / 3583 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S30F1508I6ES的Datasheet PDF文件第66页浏览型号EP1S30F1508I6ES的Datasheet PDF文件第67页浏览型号EP1S30F1508I6ES的Datasheet PDF文件第68页浏览型号EP1S30F1508I6ES的Datasheet PDF文件第69页浏览型号EP1S30F1508I6ES的Datasheet PDF文件第71页浏览型号EP1S30F1508I6ES的Datasheet PDF文件第72页浏览型号EP1S30F1508I6ES的Datasheet PDF文件第73页浏览型号EP1S30F1508I6ES的Datasheet PDF文件第74页  
TriMatrix Memory
Input/Output Clock Mode
Input/output clock mode can be implemented for both the true and
simple dual-port memory modes. On each of the two ports, A or B, one
clock controls all registers for inputs into the memory block: data input,
wren,
and address. The other clock controls the block’s data output
registers. Each memory block port, A or B, also supports independent
clock enables and asynchronous clear signals for input and output
registers.
and
show the memory block in input/output
clock mode.
2–46
Stratix Device Handbook, Volume 1
Altera Corporation
July 2005