欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS8NVLC512K32QC-20XT 参数 Datasheet PDF下载

AS8NVLC512K32QC-20XT图片预览
型号: AS8NVLC512K32QC-20XT
PDF下载: 下载PDF文件 查看货源
内容描述: 512K ×32模块的nvSRAM 3.3V高速SRAM与非易失性存储 [512K x 32 Module nvSRAM 3.3V High Speed SRAM with Non-Volatile Storage]
分类和应用: 存储静态存储器
文件页数/大小: 17 页 / 362 K
品牌: AUSTIN [ AUSTIN SEMICONDUCTOR ]
 浏览型号AS8NVLC512K32QC-20XT的Datasheet PDF文件第2页浏览型号AS8NVLC512K32QC-20XT的Datasheet PDF文件第3页浏览型号AS8NVLC512K32QC-20XT的Datasheet PDF文件第4页浏览型号AS8NVLC512K32QC-20XT的Datasheet PDF文件第5页浏览型号AS8NVLC512K32QC-20XT的Datasheet PDF文件第7页浏览型号AS8NVLC512K32QC-20XT的Datasheet PDF文件第8页浏览型号AS8NVLC512K32QC-20XT的Datasheet PDF文件第9页浏览型号AS8NVLC512K32QC-20XT的Datasheet PDF文件第10页  
AUSTIN SEMICONDUCTOR, INC.
ADVANCE INFORMATION
Austin Semiconductor, Inc.
Best Practices
nvSRAM products have been used effectively for over 15 years.
While ease-of-use is one of the product’s main system values,
experience gained working with hundreds of applications has resulted
in the following suggestions as best practices:
The nonvolatile cells in this nvSRAM product are delivered from
Austin Semiconductor with 0x00 written in all cells. Incoming
inspection routines at customer or contract manufacturer’s sites
sometimes reprogram these values. Final NV patterns are typically
repeating patterns of AA, 55, 00, FF, A5, or 5A. End product’s
firmware should not assume an NV array is in a set programmed
state. Routines that check memory content values to determine
first time system configuration, cold or warm boot status, and so
on should always program a unique NV pattern (that is, complex
4-byte pattern of 46 E6 49 53 hex or more random bytes) as part
of the final system manufacturing test to ensure these system
routines work consistently.
AS8nvLC512K32
nvSRAM
Power up boot firmware routines should rewrite the nvSRAM
into the desired state (for example, autostore enabled). While the
nvSRAM is shipped in a preset state, best practice is to again
rewrite the nvSRAM into the desired state as a safeguard against
events that might flip the bit inadvertently such as program bugs
and incoming inspection routines.
The V
CAP
value specified in this data sheet includes a minimum
and a maximum value size. Best practice is to meet this requirement
and not exceed the maximum V
CAP
value because the nvSRAM
internal algorithm calculates V
CAP
charge and discharge time based
on this max V
CAP
value. Customers that want to use a larger V
CAP
value to make sure there is extra store charge and store time should
discuss their V
CAP
size selection with Austin Semiconductor to
understand any impact on the V
CAP
voltage level at the end of a
t
RECALL
period.
AS8nvLC512K32
Rev. 0.0 08/09
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
6