欢迎访问ic37.com |
会员登录 免费注册
发布采购

CAT25010YI-GT3 参数 Datasheet PDF下载

CAT25010YI-GT3图片预览
型号: CAT25010YI-GT3
PDF下载: 下载PDF文件 查看货源
内容描述: 1 - KB , 2 - KB和4 KB的SPI串行EEPROM CMOS [1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM]
分类和应用: 存储内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 17 页 / 236 K
品牌: CATALYST [ CATALYST SEMICONDUCTOR ]
 浏览型号CAT25010YI-GT3的Datasheet PDF文件第1页浏览型号CAT25010YI-GT3的Datasheet PDF文件第2页浏览型号CAT25010YI-GT3的Datasheet PDF文件第4页浏览型号CAT25010YI-GT3的Datasheet PDF文件第5页浏览型号CAT25010YI-GT3的Datasheet PDF文件第6页浏览型号CAT25010YI-GT3的Datasheet PDF文件第7页浏览型号CAT25010YI-GT3的Datasheet PDF文件第8页浏览型号CAT25010YI-GT3的Datasheet PDF文件第9页  
CAT25010, CAT25020, CAT25040
A.C. CHARACTERISTICS
T
A
= -40°C to +125°C, unless otherwise specified.
(1)
V
CC
= 1.8V-5.5V
Symbol
f
SCK
t
SU
t
H
t
WH
t
WL
t
LZ
t
RI(2)
t
FI(2)
t
HD
t
CD
t
V
t
HO
t
DIS
t
HZ
t
CS
t
CSS
t
CSH
t
WPS
t
WPH
t
WC(4)
Parameter
Clock Frequency
Data Setup Time
Data Hold Time
SCK High Time
SCK Low Time
¯¯¯¯¯
HOLD to Output Low Z
Input Rise Time
Input Fall Time
¯¯¯¯¯
HOLD Setup Time
¯¯¯¯¯
HOLD Hold Time
Output Valid from Clock Low
Output Hold Time
Output Disable Time
¯¯¯¯¯
HOLD to Output High Z
¯¯
CS High Time
¯¯
CS Setup Time
¯¯
CS Hold Time
¯¯¯ Setup Time
WP
¯¯¯ Hold Time
WP
Write Cycle Time
50
50
50
10
10
5
0
50
100
15
15
15
10
10
5
0
10
75
0
20
25
Min.
DC
30
30
75
75
50
2
2
0
10
40
Max.
5
V
CC
= 2.5V-5.5V
T
A
= -40°C to +85°C
Min.
DC
20
20
40
40
25
2
2
Max.
10
Units
MHz
ns
ns
ns
ns
ns
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
Power-Up Timing
(2)(3)
Symbol
t
PUR
t
PUW
Parameter
Power-up to Read Operation
Power-up to Write Operation
Max.
1
1
Units
ms
ms
Notes:
(1) AC Test Conditions:
Input Pulse Voltages: 0.3V
CC
to 0.7V
CC
Input rise and fall times:
10ns
Input and output reference voltages: 0.5V
CC
Output load: current source I
OL max
/I
OH max
; C
L
= 50pF
(2) This parameter is tested initially and after a design or process change that affects the parameter.
(3) t
PUR
and t
PUW
are the delays required from the time V
CC
is stable until the specified operation can be initiated.
¯¯
(4) t
WC
is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
3
Doc. No. MD-1006 Rev. T