欢迎访问ic37.com |
会员登录 免费注册
会员中心
企业资讯   人才招聘  
电子百科

电子百科

Datasheet下载 IC品牌 缩略语 技术文章 IC型号

产品导航

ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789
PDF
  • 产品
  • PDF

    • 最近搜索

    热门搜索

    搜索
    发布采购

    AM49DL323BGB85IS 参数 Datasheet PDF下载

    AM49DL323BGB85IS图片预览
    型号： AM49DL323BGB85IS
    PDF下载： 下载PDF文件 查看货源
    内容描述： [Memory Circuit, Flash+PSRAM, CMOS, PBGA73,]
    分类和应用： 静态存储器内存集成电路
    文件页数/大小： 64 页 / 1054 K
    品牌： CYPRESS [ CYPRESS SEMICONDUCTOR ]
     浏览型号AM49DL323BGB85IS的Datasheet PDF文件第1页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第2页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第3页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第5页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第6页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第7页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第8页浏览型号AM49DL323BGB85IS的Datasheet PDF文件第9页  
    P R E L I M I N A R Y
    TABLE OF CONTENTS
    Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5
    MCP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . 5
    Flash Memory Block Diagram. . . . . . . . . . . . . . . . 6
    Connection Diagram . . . . . . . . . . . . . . . . . . . . . . . . 7
    Special Package Handling Instructions .................................... 7
    Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9
    MCP Device Bus Operations . . . . . . . . . . . . . . . . 10
    Flash Device Bus Operations . . . . . . . . . . . . . . . 12
    Word/Byte Configuration ........................................................ 12
    Requirements for Reading Array Data ................................... 12
    Writing Commands/Command Sequences ............................ 12
    Accelerated Program Operation .......................................... 12
    Autoselect Functions ........................................................... 12
    Simultaneous Read/Write Operations with Zero Latency ....... 12
    Standby Mode ........................................................................ 13
    Automatic Sleep Mode ........................................................... 13
    RESET#: Hardware Reset Pin ............................................... 13
    Output Disable Mode .............................................................. 13
    Table 3. Device Bank Division ........................................................13
    Table 4. Top Boot Sector Addresses .............................................14
    Table 6. Bottom Boot Sector Addresses .........................................16
    Write Operation Status . . . . . . . . . . . . . . . . . . . . 32
    DQ7: Data# Polling ................................................................. 32
    Figure 5. Data# Polling Algorithm .................................................. 32
    RY/BY#: Ready/Busy# ............................................................ 33
    DQ6: Toggle Bit I .................................................................... 33
    Figure 6. Toggle Bit Algorithm........................................................ 33
    DQ2: Toggle Bit II ................................................................... 34
    Reading Toggle Bits DQ6/DQ2 ............................................... 34
    DQ5: Exceeded Timing Limits ................................................ 34
    DQ3: Sector Erase Timer ....................................................... 34
    Table 18. Write Operation Status ................................................... 35
    Absolute Maximum Ratings . . . . . . . . . . . . . . . . 36
    Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . 36
    Industrial (I) Devices ............................................................ 36
    V
    CC
    f/V
    CC
    s Supply Voltage ................................................... 36
    Flash DC Characteristics . . . . . . . . . . . . . . . . . . 37
    CMOS Compatible .................................................................. 37
    Figure 9. I
    CC1
    Current vs. Time (Showing Active and
    Automatic Sleep Currents) ............................................................. 39
    Figure 10. Typical I
    CC1
    vs. Frequency ............................................ 39
    Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 40
    Figure 11. Test Setup.................................................................... 40
    Figure 12. Input Waveforms and Measurement Levels ................. 40
    Autoselect Mode ..................................................................... 18
    Sector/Sector Block Protection and Unprotection .................. 18
    Table 8. Top Boot Sector/Sector Block Addresses
    for Protection/Unprotection .............................................................18
    Table 9. Bottom Boot Sector/Sector Block Addresses
    for Protection/Unprotection .............................................................19
    pSRAM AC Characteristics . . . . . . . . . . . . . . . . . 41
    CE#s Timing ........................................................................... 41
    Figure 13. Timing Diagram for Alternating
    Between Pseudo SRAM to Flash................................................... 41
    Write Protect (WP#) ................................................................ 19
    Temporary Sector/Sector Block Unprotect ............................. 19
    Figure 1. Temporary Sector Unprotect Operation........................... 20
    Figure 2. In-System Sector/Sector Block Protect and Unprotect Algo-
    rithms .............................................................................................. 21
    Read-Only Operations ........................................................... 42
    Figure 14. Read Operation Timings ............................................... 42
    Hardware Reset (RESET#) .................................................... 43
    Figure 15. Reset Timings ............................................................... 43
    Word/Byte Configuration (CIOf) .............................................. 44
    Figure 16. CIOf Timings for Read Operations................................ 44
    Figure 17. CIOf Timings for Write Operations................................ 44
    SecSi (Secured Silicon) Sector Flash Memory Region .......... 22
    Factory Locked: SecSi Sector Programmed and Protected At
    the Factory .......................................................................... 22
    Customer Lockable: SecSi Sector NOT Programmed or Pro-
    tected At the Factory ........................................................... 22
    Hardware Data Protection ...................................................... 22
    Low V
    CC
    Write Inhibit ........................................................... 22
    Write Pulse “Glitch” Protection ............................................ 22
    Logical Inhibit ...................................................................... 22
    Power-Up Write Inhibit ......................................................... 23
    Common Flash Memory Interface (CFI) . . . . . . . 23
    Command Definitions . . . . . . . . . . . . . . . . . . . . . . 26
    Reading Array Data ................................................................ 26
    Reset Command ..................................................................... 26
    Autoselect Command Sequence ............................................ 26
    Enter SecSi Sector/Exit SecSi Sector Command Sequence .. 26
    Byte/Word Program Command Sequence ............................. 27
    Unlock Bypass Command Sequence .................................. 27
    Figure 3. Program Operation .......................................................... 28
    Erase and Program Operations .............................................. 45
    Figure 18. Program Operation Timings..........................................
    Figure 19. Accelerated Program Timing Diagram..........................
    Figure 20. Chip/Sector Erase Operation Timings ..........................
    Figure 21. Back-to-back Read/Write Cycle Timings ......................
    Figure 22. Data# Polling Timings (During Embedded Algorithms).
    Figure 23. Toggle Bit Timings (During Embedded Algorithms)......
    Figure 24. DQ2 vs. DQ6.................................................................
    46
    46
    47
    48
    48
    49
    49
    Temporary Sector Unprotect .................................................. 50
    Figure 25. Temporary Sector Unprotect Timing Diagram .............. 50
    Figure 26. Sector/Sector Block Protect and
    Unprotect Timing Diagram ............................................................. 51
    Alternate CE#f Controlled Erase and Program Operations .... 52
    Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program)
    Operation Timings.......................................................................... 53
    Read Cycle ............................................................................. 54
    Figure 28. Psuedo SRAM Read Cycle........................................... 54
    Figure 29. Page Read Timing ........................................................ 55
    Chip Erase Command Sequence ........................................... 28
    Sector Erase Command Sequence ........................................ 28
    Erase Suspend/Erase Resume Commands ........................... 29
    Figure 4. Erase Operation............................................................... 29
    Table 15. Autoselect Device IDs (Word Mode) ...............................30
    Table 17. Autoselect Device IDs (Byte Mode) ................................31
    Write Cycle ............................................................................. 56
    Figure 30. Pseudo SRAM Write Cycle—WE# Control ................... 56
    Figure 31. Pseudo SRAM Write Cycle—CE1#s Control ................ 57
    Figure 32. Pseudo SRAM Write Cycle—
    UB#s and LB#s Control.................................................................. 58
    Flash Erase And Programming Performance . . 59
    Latchup Characteristics . . . . . . . . . . . . . . . . . . . . 59
    July 19, 2002
    Am49DL32xBG
    3

    IC37:专业IC行业平台

    专业IC领域供求交易平台:提供全面的IC Datasheet资料和资讯，Datasheet 1000万数据，IC品牌1000多家。

    网站导航 Datasheet资料库 电子术语 电子百科
    服务中心 常见问题 委托交易 会员服务
    关于我们 公司简介 联系我们 免责申明

    产品索引：ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789

    深圳网络警察报警平台 公共信息安全网络监察 经营性网站备案信息 不良信息举报中心 工商网监电子标识 全国公安机关备案
    服务电话： 0755-32882616 0755-32882606 0755-32882608 0755-32882607 值班和投诉电话：13715251531 ©2004-2024 IC37网 版权所有：ic37.com 版权申明 公网安备44030402000606 粤ICP备13051289号-6