欢迎访问ic37.com |
会员登录 免费注册
发布采购

EBD11UD8ADDA-E 参数 Datasheet PDF下载

EBD11UD8ADDA-E图片预览
型号: EBD11UD8ADDA-E
PDF下载: 下载PDF文件 查看货源
内容描述: 1GB DDR SDRAM SO- DIMM ( 128M字64位, 2级) [1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks)]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 19 页 / 213 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第1页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第2页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第3页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第4页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第6页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第7页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第8页浏览型号EBD11UD8ADDA-E的Datasheet PDF文件第9页  
EBD11UD8ADDA-E
Serial PD Matrix
Byte No. Function described
0
1
2
3
4
5
6
7
8
9
Number of bytes utilized by module
manufacturer
Total number of bytes in serial PD
device
Memory type
Number of row address
Number of column address
Number of DIMM ranks
Module data width
Module data width continuation
DDR SDRAM cycle time, CL = X
-6B
-7A,-7B
10
SDRAM access from clock (tAC)
-6B
-7A, -7B
11
12
13
14
15
16
17
18
19
20
21
22
23
DIMM configuration type
Refresh rate/type
Primary SDRAM width
Error checking SDRAM width
SDRAM device attributes:
Minimum clock delay back-to-back
column access
SDRAM device attributes:
Burst length supported
SDRAM device attributes: Number of
banks on SDRAM device
SDRAM device attributes: /CS latency
SDRAM device attributes: /WE latency
SDRAM module attributes
SDRAM device attributes: General
Minimum clock cycle time at
CL = X –0.5
-6B, -7A
-7B
24
Maximum data access time (tAC) from
clock at CL = X –0.5
-6B
-7A, -7B
25 to 26
27
Minimum row precharge time (tRP)
-6B
-7A, -7B
Bit7
1
0
0
0
0
0
0
0
Bit6
0
0
0
0
0
0
1
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
1
0
1
1
Bit5
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
0
1
1
1
1
0
0
0
Bit4
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
0
0
1
Bit3
0
1
0
1
1
0
0
0
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0
0
0
0
0
0
0
0
1
0
Bit2
0
0
1
1
0
0
0
0
1
0
1
0
1
0
0
0
0
0
1
1
1
0
0
0
0
1
0
0
1
0
0
0
Bit1
0
0
1
0
1
1
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
Bit0
0
0
1
1
1
0
0
0
0
0
1
0
1
0
0
0
0
1
0
0
0
1
0
0
0
1
0
0
1
0
0
0
Hex value
80H
08H
07H
0DH
0BH
02H
40H
00H
04H
60H
75H
70H
75H
00H
82H
08H
00H
01H
0EH
04H
0CH
01H
02H
20H
C0H
75H
A0H
70H
75H
00H
48H
50H
18ns
20ns
0.70ns*
0.75ns*
1
Comments
128 bytes
256 bytes
DDR SDRAM
13
11
2
64 bits
0
SSTL2.5V
CL = 2.5*
1
Voltage interface level of this assembly 0
0
0
0
0
0
1
0
0
0
0
0
0.70ns*
0.75ns*
None
1
1
7.6µs
Self refresh
×
8
Not used
1 CLK
2,4,8
4
2, 2.5
0
1
Unbuffered
VDD ± 0.2V
CL = 2*
1
SDRAM device attributes: /CAS latency 0
0
0
0
1
0
1
0
0
0
0
0
1
Data Sheet E0603E10 (Ver. 1.0)
5