EDD2532DGBH-TT
CKE (input pin)
CKE controls power-down mode, self-refresh function with other command inputs.
The CKE level must be kept for 1 clock at least, that is, if CKE changes at the cross point of the CK rising edge and
the /CK falling edge with proper setup time tIS, by the next CK rising edge CKE level must be kept with proper hold
time tIH.
DQ0 to DQ31 (input/output pins)
Data are input to and output from these pins.
DQS0 to DQS3 (input and output pin): DQS provides the read data strobes (as output) and the write data strobes
(as input). Each DQS pin corresponds to eight DQ pins, respectively (See DQS and DM Correspondence Table).
DM0 to DM3 (input pin)
DM is the reference signals of the data input mask function. DM is sampled at the cross point of DQS and VDDQ/2.
When DM = high, the data input at the same timing are masked while the internal burst counter will be counting up.
Each DM pin corresponds to eight DQ pins, respectively (See DQS and DM Correspondence Table).
[DQS and DM Correspondence Table]
Part number
Organization
DQS
Data mask
DM0
DQs
EDD2532DGBH
× 32 bits
DQS0
DQS1
DQS2
DQS3
DQ0 to DQ7
DQ8 to DQ15
DQ16 to DQ23
DQ24 to DQ31
DM1
DM2
DM3
VDD, VSS, VDDQ, VSSQ (Power supply)
VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output
buffers. VDD must be equal to VDDQ.
Preliminary Data Sheet E1201E20 (Ver. 2.0)
13
ELPIDA [ ELPIDA MEMORY ]
