欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDS1232AATA 参数 Datasheet PDF下载

EDS1232AATA图片预览
型号: EDS1232AATA
PDF下载: 下载PDF文件 查看货源
内容描述: 128M位的SDRAM [128M bits SDRAM]
分类和应用: 动态存储器
文件页数/大小: 53 页 / 638 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDS1232AATA的Datasheet PDF文件第1页浏览型号EDS1232AATA的Datasheet PDF文件第2页浏览型号EDS1232AATA的Datasheet PDF文件第3页浏览型号EDS1232AATA的Datasheet PDF文件第4页浏览型号EDS1232AATA的Datasheet PDF文件第6页浏览型号EDS1232AATA的Datasheet PDF文件第7页浏览型号EDS1232AATA的Datasheet PDF文件第8页浏览型号EDS1232AATA的Datasheet PDF文件第9页  
EDS1232AATA
DC Characteristics 1 (TA = 0 to +70°C, VDD, VDDQ = 3.3V±0.3V, VSS, VSSQ = 0V)
Parameter
/CAS latency
Operating current
(CL = 2)
(CL = 3)
Standby current in power down
Standby current in power down
(input signal stable)
Standby current in non power
down
Symbol
IDD1
IDD1
IDD2P
IDD2PS
Grade
-60
-75
-60
-75
max.
120
105
120
105
1
1
Unit
mA
mA
mA
mA
Test condition
Burst length = 1
tRC
tRC (min.)
IO = 0mA
One bank active
CKE
VIL (max.) tCK = 15ns
CKE
VIL (max.) tCK =
CKE
VIH (min.) tCK = 15ns
CS
VIH (min.)
Input signals are changed one
time during 30ns
CKE
VIH (min.) tCK =
CKE
VIL (max.) tCK = 15ns
CKE
VIL (max.), tCK =
CKE
VIH (min.), tCK = 15 ns,
/CS
VIH (min.),
Input signals are changed one
time during 30ns.
CKE
VIH (min.), tCK =
∞,
tCK
tCK (min.),
IO = 0mA, All banks active
tRC
tRC (min.)
2
3
Notes
1
IDD2N
20
mA
EO
Burst operating current
Refresh current
Self refresh current
Self refresh current
(L-version)
Parameter
Input leakage current
Output leakage current
Output high voltage
Output low voltage
Data Sheet E0386E60 (Ver. 6.0)
Standby current in non power
down
(input signal stable)
Active standby current in power
down
Active standby current in power
down (input signal stable)
Active standby current in non
power down
Active standby current in non
power down
(input signal stable)
IDD2NS
IDD3P
IDD3PS
8
5
4
mA
mA
mA
IDD3N
25
mA
Notes: 1. IDD1 depends on output loading and cycle rates. Specified values are obtained with the output open. In
addition to this, IDD1 is measured condition that addresses are changed only one time during tCK (min.).
2. IDD4 depends on output loading and cycle rates. Specified values are obtained with the output open.
In addition to this, IDD4 is measured condition that addresses are changed only one time during tCK
(min.).
3. IDD5 is measured on condition that addresses are changed only one time during tCK (min.).
DC Characteristics 2 (TA = 0 to +70°C, VDD, VDDQ = 3.3V±0.3V, VSS, VSSQ = 0V)
Symbol
min.
max.
Unit
L
IDD3NS
IDD4
IDD5
-60
-75
-60
-75
IDD6
IDD6
-xxL
ILI
ILO
VOH
VOL
–1.0
–1.5
2.4
15
200
180
240
210
2.0
mA
mA
mA
od
Pr
mA
0.6
mA
Test condition
1.0
1.5
0.4
µA
µA
V
V
IOH = –2 mA
IOL = 2 mA
VIH
VDD
0.2V,
VIL
GND + 0.2V
Note
0
VIN
VDDQ, VDDQ = VDD,
All other pins not under test = 0V
0
VIN
VDDQ, DOUT is disabled
t
uc
5