欢迎访问ic37.com |
会员登录 免费注册
发布采购

M12L32162A-6TG 参数 Datasheet PDF下载

M12L32162A-6TG图片预览
型号: M12L32162A-6TG
PDF下载: 下载PDF文件 查看货源
内容描述: 1米x 16Bit的X 2Banks同步DRAM [1M x 16Bit x 2Banks Synchronous DRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器
文件页数/大小: 29 页 / 756 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M12L32162A-6TG的Datasheet PDF文件第7页浏览型号M12L32162A-6TG的Datasheet PDF文件第8页浏览型号M12L32162A-6TG的Datasheet PDF文件第9页浏览型号M12L32162A-6TG的Datasheet PDF文件第10页浏览型号M12L32162A-6TG的Datasheet PDF文件第12页浏览型号M12L32162A-6TG的Datasheet PDF文件第13页浏览型号M12L32162A-6TG的Datasheet PDF文件第14页浏览型号M12L32162A-6TG的Datasheet PDF文件第15页  
ESMT
2. Bank active & read/write are controlled by BA.
M12L32162A
*Note:
1. All inputs expect CKE & DQM can be don’t care when CS is high at the CLK high going edge.
BA
0
1
Active & Read/Write
Bank A
Bank B
3.Enable and disable auto precharge function are controlled by A10/AP in read/write command.
A10/AP
0
BA
0
1
1
0
1
Operation
Disable auto precharge, leave bank A active at end of burst.
Disable auto precharge, leave bank B active at end of burst.
Enable auto precharge, precharge bank A at end of burst.
Enable auto precharge, precharge bank B at end of burst.
4.A10/AP and BA control bank precharge when precharge command is asserted.
A10/AP
0
0
1
BA
0
1
X
precharge
Bank A
Bank B
Both Banks
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Mar. 2009
Revision
:
1.2
11/29