欢迎访问ic37.com |
会员登录 免费注册
发布采购

M13S128168A_08 参数 Datasheet PDF下载

M13S128168A_08图片预览
型号: M13S128168A_08
PDF下载: 下载PDF文件 查看货源
内容描述: 2M ×16位×4银行双倍数据速率SDRAM [2M x 16 Bit x 4 Banks Double Data Rate SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 49 页 / 1542 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M13S128168A_08的Datasheet PDF文件第5页浏览型号M13S128168A_08的Datasheet PDF文件第6页浏览型号M13S128168A_08的Datasheet PDF文件第7页浏览型号M13S128168A_08的Datasheet PDF文件第8页浏览型号M13S128168A_08的Datasheet PDF文件第10页浏览型号M13S128168A_08的Datasheet PDF文件第11页浏览型号M13S128168A_08的Datasheet PDF文件第12页浏览型号M13S128168A_08的Datasheet PDF文件第13页  
ESMT
Basic Functionality
Power-Up and Initialization Sequence
M13S128168A
The following sequence is required for POWER UP and Initialization.
1. Apply power and attempt to maintain CKE at a low state (all other inputs may be undefined.)
-
Apply VDD before or at the same time as VDDQ.
-
Apply VDDQ before or at the same time as V
TT
& V
REF
).
2. Start clock and maintain stable condition for a minimum of 200us.
3. The minimum of 200us after stable power and clock (CLK, CLK ), apply NOP & take CKE high.
4. Issue precharge commands for all banks of the device.
*1 5. Issue EMRS to enable DLL. (To issue “DLL Enable” command, provide “Low” to A0, “High” to BA0 and “Low” to all of the
rest address pins, A1~A11 and BA1)
*1 6. Issue a mode register set command for “DLL reset”. The additional 200 cycles of clock input is required to lock the DLL.
(To issue DLL reset command, provide “High” to A8 and “Low” to BA0)
*2 7. Issue precharge commands for all banks of the device.
8. Issue 2 or more auto-refresh commands.
9. Issue a mode register set command with low to A8 to initialize device operation.
*1 Every “DLL enable” command resets DLL. Therefore sequence 6 can be skipped during power up. Instead of it, the additional
200 cycles of clock input is required to lock the DLL after enabling DLL.
*2 Sequence of 6 & 7 is regardless of the order.
P o we r u p & In i t i a l i z a t i o n S e q u e n c e
0
CLK
CLK
Command
p re c ha rg e
A ll B a nk s
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
t
RP
E MRS
MRS
Dll Reset
p re c ha rg e
A ll B a nks
t
RP
1s t A uto
Re f re s h
t
RFC
2nd A uto
Re f re s h
t
RFC
Mode
Register Set
Any
Command
min . 200 Cycl e
Elite Semiconductor Memory Technology Inc.
Publication Date : Dec. 2008
Revision : 2.2
9/49