欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST16C1450CJ28 参数 Datasheet PDF下载

ST16C1450CJ28图片预览
型号: ST16C1450CJ28
PDF下载: 下载PDF文件 查看货源
内容描述: 2.97V至5.5V UART [2.97V TO 5.5V UART]
分类和应用:
文件页数/大小: 28 页 / 435 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号ST16C1450CJ28的Datasheet PDF文件第1页浏览型号ST16C1450CJ28的Datasheet PDF文件第2页浏览型号ST16C1450CJ28的Datasheet PDF文件第4页浏览型号ST16C1450CJ28的Datasheet PDF文件第5页浏览型号ST16C1450CJ28的Datasheet PDF文件第6页浏览型号ST16C1450CJ28的Datasheet PDF文件第7页浏览型号ST16C1450CJ28的Datasheet PDF文件第8页浏览型号ST16C1450CJ28的Datasheet PDF文件第9页  
xr
REV. 4.2.1
ST16C1450
2.97V TO 5.5V UART
PIN DESCRIPTIONS
N
AME
28-P
IN
PLCC
48-P
IN
TQFP
T
YPE
D
ESCRIPTION
DATA BUS INTERFACE
A0
A1
A2
D0
D1
D2
D3
D4
D5
D6
D7
IOR#
21
20
19
1
2
3
4
5
6
7
8
16
30
28
27
43
45
46
47
3
4
5
6
20
I
Address data lines [2:0]. A2:A0 selects internal UART’s configuration registers.
I/O
Data bus lines [7:0] (bidirectional).
I
Input/Output Read (active low). The falling edge instigates an internal read cycle and
retrieves the data byte from an internal register pointed by the address lines [A2:A0],
places it on the data bus to allow the host processor to read it on the leading edge.
Input/Output Write (active low). The falling edge instigates the internal write cycle and
the rising edge transfers the data byte on the data bus to an internal register pointed by
the address lines [A2:A0].
Chip Select input (active low). A logic 0 on this pin selects the ST16C1450 device.
Interrupt Output (three-state, active high). INT output defaults to three-state mode and
becomes active high when MCR bit-3 is set to a logic 1. INT output becomes a logic
high level when interrupts are enabled in the interrupt enable register (IER), and
whenever the transmitter, receiver, line and/or modem status register has an active
condition.
IOW#
14
17
I
CS#
INT
11
18
9
23
I
O
MODEM OR SERIAL I/O INTERFACE
TX
10
8
O
Transmit Data. This output is associated with individual serial transmit channel data
from the 1450. The TX signal will be a logic 1 during reset, idle (no data), or when the
transmitter is disabled. During the local loopback mode, the TX output pin is disabled
and TX data is internally connected to the UART RX input.
Receive Data. This input is associated with individual serial channel data to the 1450.
Normal received data input idles at logic 1 condition. This input must be connected to
its idle logic state, logic 1, else the receiver may report “receive break” and/or “error”
condition(s).
Request to Send or general purpose output (active low). If this pin is not needed for
modem communication, then it can be used as a general I/O. If it is not used, leave it
unconnected.
Clear to Send or general purpose input (active low). If this pin is not needed for modem
communication, then it can be used as a general I/O. If it is not used, connect it to
VCC.
Data Terminal Ready or general purpose output (active low). If this pin is not needed
for modem communication, then it can be used as a general I/O. If it is not used, leave
it unconnected.
RX
9
7
I
RTS#
22
31
O
CTS#
25
34
I
DTR#
23
32
O
3