欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT91L33IG-F 参数 Datasheet PDF下载

XRT91L33IG-F图片预览
型号: XRT91L33IG-F
PDF下载: 下载PDF文件 查看货源
内容描述: STS - 12 / STS - 3多速率时钟及数据恢复单元 [STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路光电二极管异步传输模式时钟
文件页数/大小: 16 页 / 240 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT91L33IG-F的Datasheet PDF文件第1页浏览型号XRT91L33IG-F的Datasheet PDF文件第2页浏览型号XRT91L33IG-F的Datasheet PDF文件第3页浏览型号XRT91L33IG-F的Datasheet PDF文件第4页浏览型号XRT91L33IG-F的Datasheet PDF文件第6页浏览型号XRT91L33IG-F的Datasheet PDF文件第7页浏览型号XRT91L33IG-F的Datasheet PDF文件第8页浏览型号XRT91L33IG-F的Datasheet PDF文件第9页  
XRT91L33
REV. V1.0.0
STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT
L
EVEL
LVPECL
T
YPE
I
P
IN
15
D
ESCRIPTION
Signal detect. SIGD should be connected to the SIGD output
on the optical module. SIGD is active HIGH. When SIGD is set
HIGH, it means there is sufficient optical power. When SIGD is
LOW, this indicates an LOS condition, the RXCLKOP/N output
signal will be held to within +/- 500 ppm of the REFCK input.
Additionally, the RXDOP/N will be held in the LOW state.
Used for production testing. Set to VSS for normal operation.
Negative side of the external loop filter. The loop filter capacitor
should be connected to these pins. The capacitor value should
be 1.0
μF
+/- 10 %
Positive side of the external loop filter. The loop filter capacitor
should be connected to these pins. The capacitor value should
be 1.0
μF
+/- 10 %.
Ground pin
3.3V power supply
N
AME
SIGD
TEST
CAP-
LVTTL
Analog
I
I
16
17
CAP+
Analog
I
18
VSSA
VDDA
PWR
PWR
PWR
PWR
19
20
5