欢迎访问ic37.com |
会员登录 免费注册
发布采购

MB90F352 参数 Datasheet PDF下载

MB90F352图片预览
型号: MB90F352
PDF下载: 下载PDF文件 查看货源
内容描述: 16位微控制器专有 [16-bit Proprietary Microcontroller]
分类和应用: 微控制器
文件页数/大小: 64 页 / 760 K
品牌: FUJITSU [ FUJITSU COMPONENT LIMITED. ]
 浏览型号MB90F352的Datasheet PDF文件第1页浏览型号MB90F352的Datasheet PDF文件第2页浏览型号MB90F352的Datasheet PDF文件第3页浏览型号MB90F352的Datasheet PDF文件第4页浏览型号MB90F352的Datasheet PDF文件第6页浏览型号MB90F352的Datasheet PDF文件第7页浏览型号MB90F352的Datasheet PDF文件第8页浏览型号MB90F352的Datasheet PDF文件第9页  
MB90350 Series
Part Number
MB90F352/S, MB90352/S*
1
Parameter
Supports 8-bit and 16-bit operation modes
8-bit reload counters
×
12
8/16-bit
8-bit reload registers for L pulse width
×
12
Programmable Pulse
8-bit reload registers for H pulse width
×
12
Generator
A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as
6 channels (16-bit) /
8-bit prescaler
+
8-bit reload counter
10 channels (8-bit)
Operation clock freq. : fsys, fsys/2
1
, fsys/2
2
, fsys/2
3
, fsys/2
4
or 128
µs@fosc =
4 MHz
(fsys
=
Machine clock frequency, fosc
=
Oscillation clock frequency)
1 channel
Conforms to CAN Specification Version 2.0 Part A and B
Automatic re-transmission in case of error
Automatic transmission responding to Remote Frame
Prioritized 16 message buffers for data and ID’s
Supports multiple messages
Flexible configuration of acceptance filtering :
Full bit compare/Full bit mask/Two partial bit masks
Supports up to 1 Mbps
Can be used rising edge, falling edge, starting up by H/L level input, external interrupt,
extended intelligent I/O services (EI
2
OS) and DMA
devices with ‘S’-suffix and MB90V340A-102
: without subclock
devices without ‘S’-suffix and MB90V340A-101 : with subclock
Virtually all external pins can be used as general purpose I/O port
All push-pull outputs
Bit-wise settable as input/output or peripheral signal
Settable as CMOS schmitt trigger/ automotive inputs (default)
TTL input level settable for external bus (30 terminals only for external bus)
Supports automatic programming, Embedded Algorithm
TM
*
3
Write/Erase/Erase-Suspend/Resume commands
A flag indicating completion of the algorithm
Number of erase cycles : 10,000 times
Data retention time : 10 years
Boot block configuration
Erase can be performed on each block
Block protection with external programming voltage
Flash Security Feature for protecting the content of the Flash
1 channel
2 channels
MB90V340A-101/102
CAN Interface
External Interrupt
(8 channels)
D/A converter
Subclock
(up to100 kHz)
I/O Ports
Flash
Memory
*1 : The devices are under development.
*2 : It is setting of Jumper switch (TOOL V
CC
) when Emulator (MB2147-01) is used.
Please refer to the Emulator hardware manual about details.
*3 : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.
5