欢迎访问ic37.com |
会员登录 免费注册
发布采购

GM76V256CLLET-10 参数 Datasheet PDF下载

GM76V256CLLET-10图片预览
型号: GM76V256CLLET-10
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 32KX8, 100ns, CMOS, PDSO28, 8 X 13.40 MM, TSOP1-28]
分类和应用: 静态存储器光电二极管内存集成电路
文件页数/大小: 10 页 / 136 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号GM76V256CLLET-10的Datasheet PDF文件第1页浏览型号GM76V256CLLET-10的Datasheet PDF文件第3页浏览型号GM76V256CLLET-10的Datasheet PDF文件第4页浏览型号GM76V256CLLET-10的Datasheet PDF文件第5页浏览型号GM76V256CLLET-10的Datasheet PDF文件第6页浏览型号GM76V256CLLET-10的Datasheet PDF文件第7页浏览型号GM76V256CLLET-10的Datasheet PDF文件第8页浏览型号GM76V256CLLET-10的Datasheet PDF文件第9页  
GM76V256C Series
DESCRIPTION
The GM76V256C is a high-speed, low power and
32,786 X 8-bits CMOS Static Random Access
Memory fabricated using
Hyundai's high
performance CMOS process technology. It is
suitable for use in low voltage operation and
battery back-up application. This device has a
data retention mode that guarantees data to
remain valid at the minimum power supply
voltage of 2.0 volt.
FEATURES
Fully static operation and Tri-state output
TTL compatible inputs and outputs
Low power consumption
Battery backup(L/LL-part)
- 2.0V(min.) data retention
Standard pin configuration
- 28 pin 600mil PDIP
- 28 pin 330mil SOP
- 28 pin 8x13.4 mm TSOP-I
(Standard)
Standby Current(uA)
L
LL
20
10
30
15
Temperature
(°C)
0~70(Normal)
-25~85(Extended)
Product
Voltage
Speed
No.
(V)
(ns)
GM76V256C
3.3
85/100
GM76V256CE
3.3
85/100
Note 1. Current value is max.
Operation
Current(mA)
2
2
PIN CONNECTION
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O1
I/O2
I/O3
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Vcc
/WE
A13
A8
A9
A11
/OE
A10
/CS
I/O8
I/O7
I/O6
I/O5
I/O4
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O1
I/O2
I/O3
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Vcc
/WE
A13
A8
A9
A11
/OE
A10
/CS
I/O8
I/O7
I/O6
I/O5
I/O4
/OE
A11
A9
A8
A13
/WE
Vcc
A14
A12
A7
A6
A5
A4
A3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
A10
/CS
I/O8
I/O7
I/O6
I/O5
I/O4
Vss
I/O3
I/O2
I/O1
A0
A1
A2
PDIP
SOP
TSOP-I(Standard)
PIN DESCRIPTION
Pin Name
/CS
/WE
/OE
A0 ~ A14
I/O1 ~ I/O8
Vcc
Vss
Pin Function
Chip Select
Write Enable
Output Enable
Address Inputs
Data Input/Output
Power(+5.0V)
Ground
A0
BLOCK DIAGRAM
SENSE AMP
ROW DECODER
ADD INPUT BUFFER
I/O1
OUTPUT BUFFER
I/O8
COLUMN DECODER
A14
/CS
/OE
/WE
Rev 00 / Jul. 2000
CONTROL
LOGIC
WRITE DRIVER
MEMORY ARRAY
512x512
2