欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEB2086N 参数 Datasheet PDF下载

PEB2086N图片预览
型号: PEB2086N
PDF下载: 下载PDF文件 查看货源
内容描述: ISDN SubscribernAccess控制器 [ISDN SubscribernAccess Controller]
分类和应用: 数字传输接口电信集成电路电信电路综合业务数字网控制器
文件页数/大小: 320 页 / 1450 K
品牌: INFINEON [ INFINEON TECHNOLOGIES AG ]
 浏览型号PEB2086N的Datasheet PDF文件第98页浏览型号PEB2086N的Datasheet PDF文件第99页浏览型号PEB2086N的Datasheet PDF文件第100页浏览型号PEB2086N的Datasheet PDF文件第101页浏览型号PEB2086N的Datasheet PDF文件第103页浏览型号PEB2086N的Datasheet PDF文件第104页浏览型号PEB2086N的Datasheet PDF文件第105页浏览型号PEB2086N的Datasheet PDF文件第106页  
Functional Description
2.5.9
S-Frame and Multiframe Synchronization (PEB 2086 only)
The PEB 2086 offers the capability to control the start of the S-frame as well as the start of the
multiframe from external signals. Applications which require synchronization between different
S-interfaces are possible. Such an application is the connection of DECT base stations to PBX
line cards.
S-Interface
PEB 2086
R
ISAC -S
TE
PEB 2086
CP
R
ISAC -S
LT-S,NT
X2
4 kHz
M-Bit
ITS03735
M-Bit
X2
Figure 54
Multiframe Synchronization using the M-Bit
2.5.9.1
S-Frame Start (LT-S, NT mode)
The CP-input can be used as S-frame trigger. Therefore, a 4 kHz signal must be applied.
If no signal is applied (CP = 0) the S-frames are triggerd internally.
2.5.9.2
Multiframe / Superframe Synchronization (LT-S, NT-Mode)
The X2 pin can be used to synchronize the multiframe structure between several
S-transceivers. Multiframe generation must be enabled.
The value of X2 is sampled at the falling edge of CP or at the start of the F-bit of the S-frame
whatever occurs earlier.
If the input on X2 is "1", the multiframe counter is reset to frame no.1 and as a result, the M-bit
is transmitted as "1".
Semiconductor Group
102