欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEB2086N 参数 Datasheet PDF下载

PEB2086N图片预览
型号: PEB2086N
PDF下载: 下载PDF文件 查看货源
内容描述: ISDN SubscribernAccess控制器 [ISDN SubscribernAccess Controller]
分类和应用: 数字传输接口电信集成电路电信电路综合业务数字网控制器
文件页数/大小: 320 页 / 1450 K
品牌: INFINEON [ INFINEON TECHNOLOGIES AG ]
 浏览型号PEB2086N的Datasheet PDF文件第102页浏览型号PEB2086N的Datasheet PDF文件第103页浏览型号PEB2086N的Datasheet PDF文件第104页浏览型号PEB2086N的Datasheet PDF文件第105页浏览型号PEB2086N的Datasheet PDF文件第107页浏览型号PEB2086N的Datasheet PDF文件第108页浏览型号PEB2086N的Datasheet PDF文件第109页浏览型号PEB2086N的Datasheet PDF文件第110页  
Functional Description
2.7
Test Functions
The ISAC-S provides several test and diagnostic functions which can be grouped as follows:
q
digital loop via TLP (Test Loop, SPCR register) command bit: IDP1 is internally connected
with IDP0, output from layer 1 (S/T) on IDP0 is ignored; this is used for testing ISAC-S
functionality excluding layer 1;
q
test of layer-2 functions while disabling all layer-1 functions and pins associated with them
(including clocking, in TE mode), via bit TEM (Test Mode in ADF1 register); the ISAC-S is
then fully compatible to the ICC (PEB 2070) seen at the IOM interface. Note that in IOM-1
mode also the internal pull-up resistors at IDP0/1 are disconnected.
q
loop at the analog end of the S interface;
TE/LT-T:
Test loop 3 is activated with the C/I channel command Activate Request Loop (ARL). An S
interface is not required since INFO3 is looped back to the receiver. When the receiver has
synchronized itself to this signal, the message "Test Indication" (or "Awake Test Indication") is
delivered in the C/I channel. No signal is transmitted over the S interface.
In the test loop mode the S interface awake detector is enabled i.e. if a level is detected (e.g.
Info 2/Info 4) this will be reported by the Awake Test Indication (ATI). The loop function is not
effected by this condition and the internally generated 192-kHz line clock does not depend on
the signal received at the S interface.
NT/LT-S:
Test loop 2 is likewise activated over the IOM interface with Activate Request Loop (ARL). No
S line is required. INFO4 is looped back to the receiver and also sent to the S interface. When
the receiver is synchronized, the message "AIU" is sent in the C/I channel. In the test loop
mode the S interface awake detector is disabled, and echo bits are set to logical "0".
q
special loops are programmed via C2C1-0 and C1C1-0 bits (register SPCR)
q
transmission of special test signals on the S/T interface according to the modified AMI code
are initiated via a C/I command written in CIXR/CIX0 register (cf.
chapter 3.4).
Two kinds of test signals may be sent by the ISAC-S: single pulses and continuous pulses.
The single pulses are of alternating polarity, one S interface bit period wide, 0.25 ms apart, with
a repetition frequency of 2 kHz. Single pulses can be sent in all applications. The
corresponding C/I command in TE, LT-S and LT-T applications is SSZ (Send single zeros).
Alternatively, this test mode can be effected by pulling pin SSZ (pin X2, NT mode only) to
logical "0".
Continuous pulses are likewise of alternating polarity, one S-interface bit period wide, but they
are sent continuously. The repetition frequency is 96 kHz. Continuous pulses may be
transmitted in all applications. This test mode is entered in LT-S, LT-T and TE applications with
the C/I command SCZ. Alternatively, pin SCZ (pin CP, NT mode only) can be pulled to logical
"0".
Semiconductor Group
106