欢迎访问ic37.com |
会员登录 免费注册
发布采购

SD5400CY 参数 Datasheet PDF下载

SD5400CY图片预览
型号: SD5400CY
PDF下载: 下载PDF文件 查看货源
内容描述: 高速DMOS FET模拟开关和开关阵列 [HIGH SPEED DMOS FET ANALOG SWITCHES AND SWITCH ARRAYS]
分类和应用: 晶体开关晶体管光电二极管瞄准线
文件页数/大小: 11 页 / 357 K
品牌: LINEAR [ LINEAR INTEGRATED SYSTEMS ]
 浏览型号SD5400CY的Datasheet PDF文件第3页浏览型号SD5400CY的Datasheet PDF文件第4页浏览型号SD5400CY的Datasheet PDF文件第5页浏览型号SD5400CY的Datasheet PDF文件第6页浏览型号SD5400CY的Datasheet PDF文件第7页浏览型号SD5400CY的Datasheet PDF文件第8页浏览型号SD5400CY的Datasheet PDF文件第10页浏览型号SD5400CY的Datasheet PDF文件第11页  
The timing and amplitude of gate 2 and gate 3
control-signals can be examined in Figure 17.
Figure 18 shows a single-pole single-throw
configuration used to select one of two AM
modulated 10-MHz signals.
Figure 19
illustrates the two waveforms available at the
output. Table 2 contains typical values of
crosstalk and off-isolation attainable with this
configuration.
FREQ
(Hz)
100 K
1M
5M
10 M
10 M
10 M
SIG LVL INS LOSS OFF ISOL XTALK
(dBm)
(dB)
(dB)
(dB)
0
0
0
0
6
12
1.8
1.8
1.9
2.0
2.0
2.0
80
70
69
61
61
61
113
92
69
65
66
68
Table 2. SPDT Switching Performance
16 V
10 pF
C1
Signal 1
-0 V
510
16
8.3 V
G4
14
510
13
11
G3
Signal 2
12 2 9
Signal 1
V
OUT
-8 V
Signal 2
16 V
0.1 µF
510
5
6
8
120 pF
Figure 15. The Two Analog Signals to Be
Sampled
G2
8.3 V
1
G1
3
4
10 pF
C2
-8 V
0.1 µF
V
OUT
G3
510
V
OUT
G3
Figure 14. 5-MHz Multiplexer and Sample and
Hold Circuit
Figure 16. Composite Sample and Hold Output
and the Gate 3 Control Signal
9
Linear Integrated Systems, Inc.
4042 Clipper Ct.
Fremont, CA 94538
Tel: 510 490-9160
Fax: 510 353-0261