128Mb, 256Mb, 512Mb, 1Gb StrataFlash Memory
AADM Mode
Synchronous WRITE Cycles
For synchronous writes, only the address latching cycle(s) are synchronous. Synchro-
nous address latching is depicted in the Synchronous READ Cycles.
The actual WRITE operation (rising WE# edge) is asynchronous and is independent of
CLK. Asynchronous writes are depicted in Asynchronous WRITE Cycles.
System Boot
Systems that use the AADM mode will boot from the bottom 128KB of device memory
because A[MAX:17] are expected to be grounded in-system. The 128KB boot region is
sufficient to perform required boot activities before setting RCR[4] to enable AADM
mode.
PDF: 09005aef8448483a
128_256_512_65nm_g18.pdf - Rev. F 8/11 EN
116
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
