欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8966 参数 Datasheet PDF下载

MT8966图片预览
型号: MT8966
PDF下载: 下载PDF文件 查看货源
内容描述: 综合PCM编解码器过滤 [Integrated PCM Filter Codec]
分类和应用: 解码器编解码器PC
文件页数/大小: 22 页 / 327 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT8966的Datasheet PDF文件第4页浏览型号MT8966的Datasheet PDF文件第5页浏览型号MT8966的Datasheet PDF文件第6页浏览型号MT8966的Datasheet PDF文件第7页浏览型号MT8966的Datasheet PDF文件第9页浏览型号MT8966的Datasheet PDF文件第10页浏览型号MT8966的Datasheet PDF文件第11页浏览型号MT8966的Datasheet PDF文件第12页  
MT8960/61/62/63/64/65/66/67
Logic Control Outputs SD0-5
These outputs are directly controlled by the logic
states of bits 0-5 in Register B. A logic low (GNDD)
in Register B causes the SD outputs to assume an
inactive state. A logic high (V
DD
) in Register B
causes the SD outputs to assume an active state
(see Table 3). SD0-2 switch between GNDD and V
DD
and may be used to control external logic or
transistor circuitry, for example, that employed on the
line card for performing such functions as relay drive
for application of ringing to line, message waiting
indication, etc.
SD3-5 are used primarily to drive external analog
circuitry. Examples may include the switching in or
out of gain sections or filter sections (eg., ring trip
filter) (Figure 7).
MT8962/63/66/67 provides all six SD outputs.
MT8960/61/64/65 each packaged in an 18-pin DIP
provide only four control outputs, SD0-3.
ISO
2
-CMOS
Telephone Set
2 Wire
Analog
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
AA
AA
A
AA
AA
AA
PCM Highway
AA
AA
AA
AA
Supervision
AA
AA
AA
AA
Protection
AA
AA
AA
AA
AA
AA
AA
MT8960/61
AA
AA
Battery
AA
AA
MT8962/63
AA
AA
Feed
AA
AA
2W/4W
AA
AA
MT8964/65
AA
AA
Converter
AA
AA
Ringing
AA
AA
MT8966/67
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
AA
AA
A
Figure 6 - Typical Line Termination
BITS 0-2
0
1
BIT 3
0
1
BITS 4,5
0
1
BIT 7
0
0
BIT 6
0
1
Normal operation.
LOGIC CONTROL OUTPUTS SD
0
-SD
2
Inactive state - logic low (GNDD).
Active state - logic high (V
DD
).
LOGIC CONTROL OUTPUT SD
3
Inactive state - High Impedance.
Active state - GNDA.
LOGIC CONTROL OUTPUTS SD
4
, SD
5
Inactive state - High Impedance.
Active state - GNDD.
CHIP TESTING CONTROLS
Transmit filter testing, i.e.:
Transmit filter input connected to V
X
input
Receive filter and Buffer disconnected from V
R
Receive filter testing, i.e.:
Receive filter input connected to V
X
input
Receive filter input disconnected from codec
Codec testing i.e.:
Codec analog input connected to V
X
Codec analog input disconnected from transmit filter output
Codec analog output connected to V
R
V
R
disconnected from receive filter output
Table 3. Control States - Register B
1
0
1
1
6-26