欢迎访问ic37.com |
会员登录 免费注册
发布采购

PDSP16330 参数 Datasheet PDF下载

PDSP16330图片预览
型号: PDSP16330
PDF下载: 下载PDF文件 查看货源
内容描述: 毕达哥拉斯处理器 [Pythagoras Processor]
分类和应用:
文件页数/大小: 9 页 / 176 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号PDSP16330的Datasheet PDF文件第1页浏览型号PDSP16330的Datasheet PDF文件第2页浏览型号PDSP16330的Datasheet PDF文件第4页浏览型号PDSP16330的Datasheet PDF文件第5页浏览型号PDSP16330的Datasheet PDF文件第6页浏览型号PDSP16330的Datasheet PDF文件第7页浏览型号PDSP16330的Datasheet PDF文件第8页浏览型号PDSP16330的Datasheet PDF文件第9页  
PDSP16330/A/B
PIN DESCRIPTIONS
Symbol
CLK
CEX
CEY
X15-X0
Y15-Y0
M15-M0
Pin Name and Description
Clock:
Common Clock to device Registers. Register contents change on the rising edge of clock.
Both pins must be connected.
Clock Enable:
Clock Enable for X Port. The clock to the X port is enabled by a low level.
Clock Enable:
Clock Enable for Y Port The clock to the Y port is enabled by a low level.
X Data Input
Data presented to this input is loaded into the device by the rising edge of CLK.
X15 is the MSB
Y Data Input
Data presented to this input is loaded into the device by the rising edge of CLK.
Y15 is the MSB
M Data Output:
Magnitude data generated by the device is output on this port. Data changes on
the rising edge of CLK, M15 is the MSB. The weighting of M15 is determined by the Scale factor
selected .
P Data Output:
Phase data generated by the device is output on this port. Data changes on the
rising edge of CLK, P11 is the MSB. The weighting of P11 is
π
radians.
Output Enable:
Output Enable for M Port. The M Port is in a high impedance state when this input
is high.
Output Enable:
Output Enable for P Port. The P Port is in a high impedance state when this input
is high.
Format Select
This input selects the format of the Cartesian Data input on the X and Y ports.
This input is latched by the rising edge of CLK, and is applied at the same time as the data to
which it refers. A low !evel indicates that two’s complement data is applied, a high indicates
Sign-Magnitude
Scaling Control:
Control input for scaling of Magnitude Data. This input is latched by the rising
edge of CLK, and determines the scaling to be applied to the Magnitude result. The Scaling is
applied to the output data in the cycle following the cycle in which the control was latched.
Overflow:
Overflow flag. This signal becomes active if the scaling currently selected causes an
invalid value to be presented to the Magnitude output.
+5V
supply.
All Vcc pins must be connected.
0V supply.
All GND pins must be connected.
P11-P0
OEM
OEP
FORM
S1-S0
OVR
Vcc
GND
INPUT DATA RANGE
2's Complement
7FFF
.
.
.
0001
0000
FFFF
.
.
.
8001
Sign Magnitude
7FFF
.
.
.
0001
0000
8000
.
.
.
FFF
3