欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PE40 参数 Datasheet PDF下载

M25PE40图片预览
型号: M25PE40
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位,页擦除串行闪存与字节变性, 75兆赫的SPI总线,标准引脚 [4 Mbit, page-erasable serial Flash memory with byte alterability, 75 MHz SPI bus, standard pinout]
分类和应用: 闪存
文件页数/大小: 62 页 / 1298 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PE40的Datasheet PDF文件第31页浏览型号M25PE40的Datasheet PDF文件第32页浏览型号M25PE40的Datasheet PDF文件第33页浏览型号M25PE40的Datasheet PDF文件第34页浏览型号M25PE40的Datasheet PDF文件第36页浏览型号M25PE40的Datasheet PDF文件第37页浏览型号M25PE40的Datasheet PDF文件第38页浏览型号M25PE40的Datasheet PDF文件第39页  
M25PE40
Instructions
6.11
Note:
Write to Lock Register (WRLR)
The Write to Lock Register (WRLR) instruction is decoded only in the M25PE40 in the T9HX
process (see
The Write to Lock Register (WRLR) instruction allows bits to be changed in the Lock
Registers. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded, the
device sets the Write Enable Latch (WEL).
The Write to Lock Register (WRLR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code, three address bytes (pointing to any address in the targeted
sector and one data byte on Serial Data input (D). The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the data byte has been
latched in, otherwise the Write to Lock Register (WRLR) instruction is not executed.
Lock Register bits are volatile, and therefore do not require time to be written. When the
Write to Lock Register (WRLR) instruction has been successfully executed, the Write
Enable Latch (WEL) bit is reset after a delay time less than t
SHSL
minimum value.
Any Write to Lock Register (WRLR) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 17. Write to Lock Register (WRLR) instruction sequence
S
0
C
Instruction
24-bit address
Lock Register
value
1
2
3
4
5
6
7
8
9 10
28 29 30 31 32 33 34 35 36 37 38 39
D
23 22 21
MSB
3
2
1
0
7
6
5
4
3
2
1
0
MSB
AI10784b
Table 10.
Lock Register in
(1)
Sector
Bit
b7-b2
Value
‘0’
Sector Lock Down bit value
Sector Write Lock bit value
All sectors
b1
b0
1. The table rows in gray are true for products processed in the T7X process only (see
35/62