欢迎访问ic37.com |
会员登录 免费注册
发布采购

3339-11 参数 Datasheet PDF下载

3339-11图片预览
型号: 3339-11
PDF下载: 下载PDF文件 查看货源
内容描述: 3.0 GHz的整数N分频PLL的低相位噪声应用 [3.0 GHz Integer-N PLL for Low Phase Noise Applications]
分类和应用:
文件页数/大小: 12 页 / 143 K
品牌: PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
 浏览型号3339-11的Datasheet PDF文件第4页浏览型号3339-11的Datasheet PDF文件第5页浏览型号3339-11的Datasheet PDF文件第6页浏览型号3339-11的Datasheet PDF文件第7页浏览型号3339-11的Datasheet PDF文件第8页浏览型号3339-11的Datasheet PDF文件第10页浏览型号3339-11的Datasheet PDF文件第11页浏览型号3339-11的Datasheet PDF文件第12页  
PE3339
Advance Information
Enhancement Register
The functions of the enhancement register bits are shown below with all bits active “high”.
Table 9. Enhancement Register Bit Functionality
Bit Function
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Reserved**
Reserved**
f
p
output
Power down
Counter load
MSEL output
f
c
output
Reserved**
Drives the M counter output onto the Dout output.
Power down of all functions except programming interface.
Immediate and continuous load of counter programming.
Drives the internal dual modulus prescaler modulus select (MSEL) onto the Dout output.
Drives the reference counter output onto the Dout output
Description
** Program to 0
Phase Detector
The phase detector is triggered by rising edges
from the main Counter (f
p
) and the reference
counter (f
c
). It has two outputs, namely PD_U, and
PD_D. If the divided VCO leads the divided
reference in phase or frequency (f
p
leads f
c
), PD_D
pulses “low”. If the divided reference leads the
divided VCO in phase or frequency (f
c
leads f
p
),
PD_U pulses “low”. The width of either pulse is
directly proportional to phase offset between the
two input signals, f
p
and f
c
.
The signals from the phase detector couple directly
to a charge pump. PD_U controls a current source
at pin CP with constant amplitude and pulse
duration approximately the same as PD_U. PD_D
similarly drives a current sink at pin CP. The
current pulses from pin CP are low pass filtered
externally and then connected to the VCO tune
voltage. PD_U pulses result in a current source,
which increases the VCO frequency and PD_D
results in a current sink, which decreases VCO
frequency when using a positive Kv VCO.
A lock detect output, LD is also provided, via the pin
Cext. Cext is the logical “NAND” of PD_U and
PD_D waveforms, which is driven through a series
2 kohm resistor. Connecting Cext to an external
shunt capacitor provides low pass filtering of this
signal. Cext also drives the input of an internal
inverting comparator with an open drain output.
Thus LD is an “AND” function of PD_U and PD_D.
Figure 5. Typical PE3339 Loop Filter Application Example
Charge
Pump
R
C2
C1
To VCO
Tune
PEREGRINE SEMICONDUCTOR CORP.
®
|
http://www.psemi.com
Copyright
©
Peregrine Semiconductor Corp. 2004
Page 9 of 12