PE3339
Advance Information
Table 5. DC Characteristics
V
DD
= 3.0 V, -40° C < T
A
< 85° C, unless otherwise specified
Symbol
I
DD
Parameter
Operational supply current;
Prescaler enabled
High level input voltage
Low level input voltage
High level input current
Low level input current
Conditions
V
DD
= 2.85 to 3.15 V
Min
Typ
23
Max
35
Units
mA
V
Digital Inputs: S_WR, Sdata, Sclk
V
IH
V
IL
I
IH
I
IL
V
DD
= 2.85 to 3.15 V
V
DD
= 2.85 to 3.15 V
V
IH
= V
DD
= 3.15 V
V
IL
= 0, V
DD
= 3.15 V
-1
0.7 x V
DD
0.3 x V
DD
+1
V
µ
A
µ
A
Digital Inputs: Enh (contains a 70 k
Ω
pull-up resistor)
V
IH
V
IL
I
IH
I
IL
High level input voltage
Low level input voltage
High level input current
Low level input current
V
DD
= 2.85 to 3.15 V
V
DD
= 2.85 to 3.15 V
V
IH
= V
DD
= 3.15 V
V
IL
= 0, V
DD
= 3.15 V
-100
0.7 x V
DD
0.3 x V
DD
+1
V
V
µ
A
µ
A
Digital Inputs: FSELS, E_WR (contains a 70 k
Ω
pull-down resistor)
V
IH
V
IL
I
IH
I
IL
High level input voltage
Low level input voltage
High level input current
Low level input current
V
DD
= 2.85 to 3.15 V
V
DD
= 2.85 to 3.15 V
V
IH
= V
DD
= 3.15 V
V
IL
= 0, V
DD
= 3.15 V
-1
0.7 x V
DD
0.3 x V
DD
+100
V
V
µ
A
µ
A
Reference Divider input: f
r
I
IHR
I
ILR
High level input current
Low level input current
V
IH
= V
DD
= 3.15 V
V
IL
= 0, V
DD
= 3.15 V
-100
+100
µ
A
µ
A
Counter output: Dout
V
OLD
V
OHD
V
OLC
V
OHC
V
OLLD
I
CP
– Source
I
CP
– Sink
I
CPL
I
CP
– Source
VS.
I
CP
Sink
I
CP VS.
V
CP
Output voltage LOW
Output voltage HIGH
Output voltage LOW, Cext
Output voltage HIGH, Cext
Output voltage LOW, LD
Drive current
Drive current
Leakage current
Sink vs. source mismatch
Output current magnitude variation vs. voltage
I
out
= 6 mA
I
out
= -3 mA
I
out
= 0.1 mA
I
out
= -0.1 mA
I
out
= 1 mA
V
CP
= V
DD
/ 2
V
CP
= V
DD
/ 2
1.0 V < V
CP
< V
DD
– 1.0 V
V
CP
= V
DD
/ 2, T
A
= 25
°
C
1.0 V < V
CP
< V
DD
– 1.0 V T
A
= 25
°
C
-2.6
1.4
-1
-2
2
V
DD
- 0.4
0.4
-1.4
2.6
1
15
15
V
DD
- 0.4
0.4
0.4
V
V
V
V
V
mA
mA
µ
A
Lock detect outputs: (Cext, LD)
Charge Pump output: CP
%
%
Copyright
©
Peregrine Semiconductor Corp. 2004
File No. 70/0048~02A
|
UTSi
®
CMOS RFIC SOLUTIONS
Page 4 of 12