欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI7C8150AMAE-33 参数 Datasheet PDF下载

PI7C8150AMAE-33图片预览
型号: PI7C8150AMAE-33
PDF下载: 下载PDF文件 查看货源
内容描述: 双端口PCI至PCI桥接器 [2-PORT PCI-to-PCI BRIDGE]
分类和应用: 总线控制器微控制器和处理器外围集成电路PC时钟
文件页数/大小: 111 页 / 1727 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI7C8150AMAE-33的Datasheet PDF文件第56页浏览型号PI7C8150AMAE-33的Datasheet PDF文件第57页浏览型号PI7C8150AMAE-33的Datasheet PDF文件第58页浏览型号PI7C8150AMAE-33的Datasheet PDF文件第59页浏览型号PI7C8150AMAE-33的Datasheet PDF文件第61页浏览型号PI7C8150AMAE-33的Datasheet PDF文件第62页浏览型号PI7C8150AMAE-33的Datasheet PDF文件第63页浏览型号PI7C8150AMAE-33的Datasheet PDF文件第64页  
PI7C8150A
2-PORT PCI-TO-PCI BRIDGE
The PI7C8150A must be a master on the secondary bus.
The parity error response bit must be set in the bridge control register of secondary
interface.
The S_PERR_L signal is detected asserted or a parity error is detected on the
secondary bus.
Table 6-4. Setting Secondary Interface Master Data Parity Error Detected Bit
Secondary
Detected Parity
Detected Bit
0
1
0
0
0
1
0
0
0
1
0
0
X= don’t care
Transaction Type
Direction
Bus Where Error
Was Detected
Primary /
Secondary Parity
Error Response
Bits
x/x
x/1
x/x
x/x
x/x
x/1
x/x
x/x
x/x
x/1
x/x
x/x
Read
Read
Read
Read
Posted Write
Posted Write
Posted Write
Posted Write
Delayed Write
Delayed Write
Delayed Write
Delayed Write
Downstream
Downstream
Upstream
Upstream
Downstream
Downstream
Upstream
Upstream
Downstream
Downstream
Upstream
Upstream
Primary
Secondary
Primary
Secondary
Primary
Secondary
Primary
Secondary
Primary
Secondary
Primary
Secondary
Table 6-5 shows assertion of P_PERR_L. This signal is set under the following conditions:
PI7C8150A is either the target of a write transaction or the initiator of a read
transaction on the primary bus.
The parity-error-response bit must be set in the command register of primary interface.
PI7C8150A detects a data parity error on the primary bus or detects S_PERR_L
asserted during the completion phase of a downstream delayed write transaction on the
target (secondary) bus.
Table 6-5. Assertion of P_PERR_L
P_PERR_L
Transaction Type
Direction
Bus Where Error
Was Detected
Primary/
Secondary Parity
Error Response
Bits
x/x
x/x
1/x
x/x
1/x
x/x
x/x
x/x
1/x
1/1
x/x
x/x
1 (de-asserted)
1
0 (asserted)
1
0
1
1
1
0
0
2
1
1
Read
Read
Read
Read
Posted Write
Posted Write
Posted Write
Posted Write
Delayed Write
Delayed Write
Delayed Write
Delayed Write
Downstream
Downstream
Upstream
Upstream
Downstream
Downstream
Upstream
Upstream
Downstream
Downstream
Upstream
Upstream
Primary
Secondary
Primary
Secondary
Primary
Secondary
Primary
Secondary
Primary
Secondary
Primary
Secondary
Page 60 of 111
APRIL 2006 – Revision 1.1
06-0057