PI7C8150A
2-PORT PCI-TO-PCI BRIDGE
Bit
Function
Type
Description
Controls PI7C8150A’s ability to assert P_SERR_L when it receives a
target abort when attempting to deliver posted write data.
0: P_SERR_L is asserted if this event occurs and the SERR_L enable
bit in the command register is set
1: P_SERR_L is not asserted if this event occurs
Reset to 0
Controls PI7C8150A’s ability to assert P_SERR_L when it receives a
master abort when attempting to deliver posted write data.
3
Target Abort
During Posted
Write
R/W
4
Master Abort On
Posted Write
R/W
0: P_SERR# is asserted if this event occurs and the SERR# enable bit
in the command register is set
1: P_SERR# is not asserted if this event occurs
Reset to 0
Controls PI7C8150A’s ability to assert P_SERR# when it is unable to
transfer delayed write data after 2
24
attempts.
5
Delayed Write
Non-Delivery
R/W
0: P_SERR_L is asserted if this event occurs and the SERR_L enable
bit in the command register is set
1: P_SERR_L is not asserted if this event occurs
Reset to 0
Controls PI7C8150A’s ability to assert P_SERR_L when it is unable
to transfer any read data from the target after 2
24
attempts.
6
Delayed Read –
No Data From
Target
R/W
0: P_SERR_L is asserted if this event occurs and the SERR_L enable
bit in the command register is set
1: P_SERR_L is not asserted if this event occurs
Reset to 0
Reserved. Returns 0 when read. Reset to 0
7
Reserved
R/O
14.1.39
GPIO DATA AND CONTROL REGISTER – OFFSET 64h
Bit
Function
Type
Description
Writing 1 to any of these bits drives the corresponding bit LOW on
the GPIO[3:0] bus if it is programmed as bidirectional. Data is
driven on the PCI clock cycle following completion of the
configuration write to this register. Bit positions corresponding to
GPIO pins that are programmed as input only are not driven. Writing
0 has no effect and will show last the last value written when read.
Reset to 0.
Writing 1 to any of these bits drives the corresponding bit HIGH on
the GPIO[3:0] bus if it is programmed as bidirectional. Data is
driven on the PCI clock cycle following completion of the
configuration write to this register. Bit positions corresponding to
GPIO pins that are programmed as input only are not driven. Writing
0 has no effect and will show last the last value written when read.
Reset to 0.
11:8
GPIO Output
Write-1-to-Clear
R/WC
15:12
GPIO Output
Write-1-to-Set
R/WS
Page 91 of 111
APRIL 2006 – Revision 1.1
06-0057
PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
