欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASM5P2305AG-1-08-TR 参数 Datasheet PDF下载

ASM5P2305AG-1-08-TR图片预览
型号: ASM5P2305AG-1-08-TR
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V零延迟缓冲器 [3.3V Zero Delay Buffer]
分类和应用: 时钟驱动器逻辑集成电路光电二极管
文件页数/大小: 19 页 / 374 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号ASM5P2305AG-1-08-TR的Datasheet PDF文件第2页浏览型号ASM5P2305AG-1-08-TR的Datasheet PDF文件第3页浏览型号ASM5P2305AG-1-08-TR的Datasheet PDF文件第4页浏览型号ASM5P2305AG-1-08-TR的Datasheet PDF文件第5页浏览型号ASM5P2305AG-1-08-TR的Datasheet PDF文件第7页浏览型号ASM5P2305AG-1-08-TR的Datasheet PDF文件第8页浏览型号ASM5P2305AG-1-08-TR的Datasheet PDF文件第9页浏览型号ASM5P2305AG-1-08-TR的Datasheet PDF文件第10页  
October 2006
rev 2.2
ASM5P2305A
ASM5P2309A
Electrical Characteristics for ASM5P2305A and ASM5P2309A - Commercial Temperature Devices
Parameter
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD
Zo
Description
Input LOW Voltage
5
Input HIGH Voltage
5
Input LOW Current
Input HIGH Current
Output LOW Voltage
6
Output HIGH Voltage
6
Supply Current
Output Impedance
V
IN
= 0V
V
IN
= V
DD
Test Conditions
Min
2.0
Typ
Max
0.8
50
100
0.4
Unit
V
V
µA
µA
V
V
I
OL
= 8mA (-1)
I
OH
= 12mA (-1H)
I
OL
= -8mA (-1)
I
OH
= -12mA (-1H)
Unloaded outputs at 66.67MHz,
SEL inputs at V
DD
23
2.4
34
mA
Switching Characteristics for ASM5P2305A-1 and ASM5P2309A-1 -- Commercial Temperature Devices
7
Parameter
1/t
1
Description
Output Frequency
30pF load
10pF load
Test Conditions
Min
15
15
40
Typ
Max
100
133
Unit
MHz
%
nS
nS
pS
pS
pS
pS
mS
Duty Cycle
6
= (t
2
/ t
1
) * 100 Measured at 1.4V, F
OUT
= 66.67MHz
t
3
t
4
t
5
t
6
t
7
t
J
t
LOCK
Notes:
5. REF input has a threshold voltage of V
DD
/2
6. Parameter is guaranteed by design and characterization. Not 100% tested in production
7. All parameters specified with loaded outputs.
50
60
2.50
2.50
250
Output Rise Time
6
Measured between 0.8V and 2.0V
Measured between 2.0V and 0.8V
All outputs equally loaded
Measured at V
DD
/2
Measured at V
DD
/2 on the CLKOUT pins
of the device
Measured at 66.67MHz, loaded outputs
Stable power supply, valid clock
presented on REF pin
0
0
Output Fall Time
6
Output-to-output skew
6
Delay, REF Rising Edge to
CLKOUT Rising Edge
6
±350
700
200
1.0
Device-to-Device Skew
6
Cycle-to-cycle jitter
6
PLL Lock Time
6
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
6 of 19