November 2006
rev 1.5
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero Delay between input and output.
ASM5P2308A
1500
1000
REF- Input to CLKA/CLKB Delay
500
0
-30
-500
-25
-20
-15
-10
-5
0
5
10
15
20
25
30
-1000
-1500
Output Load Difference: FBK Load - CLKA/CLKB Load (pF)
To close the feedback loop of the ASM5P2308A, the FBK pin can be driven from any of the eight available output pins. The
output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of
this output (with respect to the remaining outputs) can adjust the input output delay. This is shown in the above graph.
For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally
loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the
feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
3 of 16
PULSECORE [ PulseCore Semiconductor ]
