Internet Data Sheet
HYB18TC256[80/16]0BF
256-Mbit Double-Data-Rate-Two SDRAM
2
Configuration
This chapter contains the chip configuration, addressing.
2.1
Chip Configuration for PG-TFBGA-60
The chip configuration of a DDR2 SDRAM is listed by function in Table 6. The abbreviations used in the Ball# columns are
explained in Table 7 and Table 8 respectively. The ball numbering for the FBGA package is depicted in figures.
TABLE 6
Chip Configuration of DDR2 SDRAM
Ball#
Name
Ball
Type
Buffer
Type
Function
Clock Signals ×8 organization
E8
F8
F2
CK
I
I
I
SSTL
SSTL
SSTL
Clock Signal CK, CK
Clock Enable
CK
CKE
Control Signals ×8 organizations
F7
G7
F3
G8
RAS
CAS
WE
I
I
I
I
SSTL
SSTL
SSTL
SSTL
Row Address Strobe (RAS), Column Address Strobe (CAS), Write
Enable (WE)
CS
Chip Select
Address Signals ×8 organizations
G2
G3
H8
H3
H7
J2
BA0
BA1
A0
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
Bank Address Bus 1:0
Address Signal 12:0, Address Signal 10/Autoprecharge
A1
A2
A3
J8
A4
J3
A5
J7
A6
K2
K8
K3
H2
A7
A8
A9
A10
AP
A11
A12
K7
L2
Rev. 1.3, 2007-05
6
07182006-DD60-22E6
QIMONDA [ QIMONDA AG ]
