欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18T512800BF-3S 参数 Datasheet PDF下载

HYB18T512800BF-3S图片预览
型号: HYB18T512800BF-3S
PDF下载: 下载PDF文件 查看货源
内容描述: 512兆位双数据速率 - 双SDRAM的 [512-Mbit Double-Data-Rate-Two SDRAM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率
文件页数/大小: 57 页 / 2915 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18T512800BF-3S的Datasheet PDF文件第1页浏览型号HYB18T512800BF-3S的Datasheet PDF文件第2页浏览型号HYB18T512800BF-3S的Datasheet PDF文件第4页浏览型号HYB18T512800BF-3S的Datasheet PDF文件第5页浏览型号HYB18T512800BF-3S的Datasheet PDF文件第6页浏览型号HYB18T512800BF-3S的Datasheet PDF文件第7页浏览型号HYB18T512800BF-3S的Datasheet PDF文件第8页浏览型号HYB18T512800BF-3S的Datasheet PDF文件第9页  
HYB18T512xxxBF–[2.5…5]
512-Mbit Double-Data-Rate-Two SDRAM
1
Overview
This chapter gives an overview of the 512-Mbit Double-Data-Rate-Two SDRAM product family and describes its
main characteristics.
1.1
Features
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver impedance adjustment (OCD) and
On-Die-Termination (ODT) for better signal quality.
Auto-Precharge operation for read and write bursts
Auto-Refresh, Self-Refresh and power saving
Power-Down modes
Average Refresh Period 7.8
µs
at a
T
CASE
lower
than 85 °C, 3.9
µs
between 85 °C and 95 °C
Programmable self refresh rate via EMRS2 setting
Programmable partial array refresh via EMRS2
settings
DCC enabling via EMRS2 setting
Full and reduced Strength Data-Output Drivers
1kB page size for
×4
&
×8,
2kB page size for
×16
Packages: P-TFBGA-60 for
×4
&
×8
components P-
TFBGA-84 for
×16
components
RoHS Compliant Products
1)
All Speed grades faster than DDR400 comply with
DDR400 timing specifications when run at a clock
rate of 200 MHz.
The 512-Mbit Double-Data-Rate-Two SDRAM offers the following key features:
1.8 V
±
0.1 V Power Supply
1.8 V
±
0.1 V (SSTL_18) compatible I/O
DRAM organizations with 4, 8 and 16 data
in/outputs
Double Data Rate architecture: two data transfers
per clock cycle four internal banks for concurrent
operation
Programmable CAS Latency: 3, 4, 5 and 6
Programmable Burst Length: 4 and 8
Differential clock inputs (CK and CK)
Bi-directional, differential data strobes (DQS and
DQS) are transmitted / received with data. Edge
aligned with read data and center-aligned with write
data.
DLL aligns DQ and DQS transitions with clock
DQS can be disabled for single-ended data strobe
operation
Commands entered on each positive clock edge,
data and data mask are referenced to both edges of
DQS
Data masks (DM) for write data
A list of the performance tables for the various speeds can be found below
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic
equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January
2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and
polybrominated biphenyl ethers.
Internet Data Sheet
3
Rev. 1.05, 2007-01
03292006-YBYM-WG0Z