S3C6410X66-YB40
S3C6410X
_UM_REV0.00
1.1.3 MEMORY SUBSYSTEM
The S3C6410X microprocessor provides the following Memory Subsystem features:
•
•
•
High bandwidth Memory Matrix subsystem
Two independent external memory ports (1 SROM port and 1 DRAM ports)
Email:Tech@fosvos.com
HotTel:+86-21-58998693
PRODUCT OVERVIEW
Matrix architecture increases overall bandwidth with the simultaneous access capability
1.1.3.1 SROM Memory Port configurable to support the following memory types:
•
Support SRAM/ROM/NOR Flash Interface
−
−
•
−
−
•
−
−
•
•
−
−
−
−
x8 or x16 data bus
Address range support: max. 26-bit (128MB)
x16 data bus
Support muxed type OneNAND.
System can be booted from NAND when system initialization begins
Supports both SLC and MLC NAND Flash memory
Compatible with CF+ and CompactFlash Spec (Rev 3.0)
x16 data bus for Memory Port0
1.8/ 2.5V/3.3V interface voltage
Density support:
∗
Memory Port0: up to 1Gb
Muxed OneNAND Flash interface
NAND Flash Boot Loader
CF interface
SDRAM Interface
•
Mobile SDRAM Interface
−
−
−
−
−
−
x16 data bus with 133Mbps/pin data rate for Memory Port0
133MHz address and command bus speed
1.8/ 2.5V/3.3V interface voltage for Memory Port0
1.8/ 2.5V interface voltage for Memory Port1
Density support: up to 1Gb
Mobile SDRAM feature support:
∗
∗
∗
•
−
−
−
DS (Driver Strength Control)
TCSR (Temperature Compensated Self-Refresh Control)
PASR (Partial Array Self-Refresh Control)
Mobile DDR Interface
x16 data bus for Memory Port0, x32 data bus for Memory Port1
1.8/ 2.5V/3.3V interface voltage
Density support: up to 1Gb
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
1-5
SAMSUNG [ SAMSUNG SEMICONDUCTOR ]
