欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F310 参数 Datasheet PDF下载

C8051F310图片预览
型号: C8051F310
PDF下载: 下载PDF文件 查看货源
内容描述: 8/16 KB ISP功能的Flash MCU系列 [8/16 kB ISP Flash MCU Family]
分类和应用: 微控制器和处理器
文件页数/大小: 228 页 / 2504 K
品牌: SILABS [ SILICON LABORATORIES ]
 浏览型号C8051F310的Datasheet PDF文件第77页浏览型号C8051F310的Datasheet PDF文件第78页浏览型号C8051F310的Datasheet PDF文件第79页浏览型号C8051F310的Datasheet PDF文件第80页浏览型号C8051F310的Datasheet PDF文件第82页浏览型号C8051F310的Datasheet PDF文件第83页浏览型号C8051F310的Datasheet PDF文件第84页浏览型号C8051F310的Datasheet PDF文件第85页  
C8051F310/1/2/3/4/5/6/7
CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock
cycles for each instruction.
8.1.2. MOVX Instruction and Program Memory
The MOVX instruction is typically used to access external data memory (Note: the C8051F31x does not
support external data or program memory). In the CIP-51, the MOVX write instruction is used to accesses
external RAM and the on-chip program memory space implemented as re-programmable Flash memory.
The Flash access feature provides a mechanism for the CIP-51 to update program code and use the pro-
gram memory space for non-volatile data storage. Refer to
for
further details.
Table 8.1. CIP-51 Instruction Set Summary
Mnemonic
ADD A, Rn
ADD A, direct
ADD A, @Ri
ADD A, #data
ADDC A, Rn
ADDC A, direct
ADDC A, @Ri
ADDC A, #data
SUBB A, Rn
SUBB A, direct
SUBB A, @Ri
SUBB A, #data
INC A
INC Rn
INC direct
INC @Ri
DEC A
DEC Rn
DEC direct
DEC @Ri
INC DPTR
MUL AB
DIV AB
DA A
ANL A, Rn
ANL A, direct
ANL A, @Ri
ANL A, #data
ANL direct, A
ANL direct, #data
ORL A, Rn
Description
Arithmetic Operations
Add register to A
Add direct byte to A
Add indirect RAM to A
Add immediate to A
Add register to A with carry
Add direct byte to A with carry
Add indirect RAM to A with carry
Add immediate to A with carry
Subtract register from A with borrow
Subtract direct byte from A with borrow
Subtract indirect RAM from A with borrow
Subtract immediate from A with borrow
Increment A
Increment register
Increment direct byte
Increment indirect RAM
Decrement A
Decrement register
Decrement direct byte
Decrement indirect RAM
Increment Data Pointer
Multiply A and B
Divide A by B
Decimal adjust A
Logical Operations
AND Register to A
AND direct byte to A
AND indirect RAM to A
AND immediate to A
AND A to direct byte
AND immediate to direct byte
OR Register to A
Bytes
1
2
1
2
1
2
1
2
1
2
1
2
1
1
2
1
1
1
2
1
1
1
1
1
1
2
1
2
2
3
1
Clock
Cycles
1
2
2
2
1
2
2
2
1
2
2
2
1
1
2
2
1
1
2
2
1
4
8
1
1
2
2
2
2
3
1
Rev. 1.7
81