STK12C68 (SMD5962-94599)
DEVICE OPERATION
The STK12C68 has two separate modes of opera-
tion:
SRAM
mode and nonvolatile mode. In
SRAM
mode, the memory operates as a standard fast static
RAM
. In nonvolatile mode, data is transferred from
SRAM
to Nonvolatile Elements (the
STORE
opera-
tion) or from Nonvolatile Elements to
SRAM
(the
RECALL
operation). In this mode
SRAM
functions are
disabled.
POWER-UP
RECALL
During power up, or after any low-power condition
(V
CAP
< V
RESET
), an internal
RECALL
request will be
latched. When V
CAP
once again exceeds the sense
voltage of V
SWITCH
, a
RECALL
cycle will automatically
be initiated and will take t
RESTORE
to complete.
If the STK12C68 is in a
WRITE
state at the end of
power-up
RECALL
, the
SRAM
data will be corrupted.
To help avoid this situation, a 10K Ohm resistor
should be connected either between W and system
V
CC
or between E and system V
CC
.
NOISE CONSIDERATIONS
The STK12C68 is a high-speed memory and so
must have a high-frequency bypass capacitor of
approximately 0.1μF connected between V
CAP
and
V
SS
, using leads and traces that are as short as pos-
sible. As with all high-speed
CMOS
ICs, normal care-
ful routing of power, ground and signals will help
prevent noise problems.
SOFTWARE NONVOLATILE
STORE
The STK12C68 software
STORE
cycle is initiated by
executing sequential
E
controlled
READ
cycles from
six specific address locations. During the
STORE
cycle an erase of the previous nonvolatile data is
first performed, followed by a program of the nonvol-
atile elements. The program operation copies the
SRAM
data into nonvolatile memory. Once a
STORE
cycle is initiated, further input and output are dis-
abled until the cycle is completed.
Because a sequence of
READ
s from specific
addresses is used for
STORE
initiation, it is important
that no other
READ
or
WRITE
accesses intervene in
the sequence, or the sequence will be aborted and
no
STORE
or
RECALL
will take place.
To initiate the software
STORE
cycle, the following
READ
sequence must be performed:
1.
2.
3.
4.
5.
6.
Read address
Read address
Read address
Read address
Read address
Read address
0000 (hex)
1555 (hex)
0AAA (hex)
1FFF (hex)
10F0 (hex)
0F0F (hex)
Valid READ
Valid READ
Valid READ
Valid READ
Valid READ
Initiate
STORE
cycle
SRAM READ
The STK12C68 performs a
READ
cycle whenever E
and G are low and W and HSB are high. The
address specified on pins A
0-12
determines which of
the 8,192 data bytes will be accessed. When the
READ
is initiated by an address transition, the out-
puts will be valid after a delay of t
AVQV
(
READ
cycle
#1). If the
READ
is initiated by E or G, the outputs will
be valid at t
ELQV
or at t
GLQV
, whichever is later (
READ
cycle #2). The data outputs will repeatedly respond to
address changes within the t
AVQV
access time without
the need for transitions on any control input pins, and
will remain valid until another address change or until
E or G is brought high, or W or HSB is brought low.
SRAM WRITE
A
WRITE
cycle is performed whenever E and W are
low and HSB is high. The address inputs must be
stable prior to entering the
WRITE
cycle and must
remain stable until either E or W goes high at the
end of the cycle. The data on the common I/O pins
DQ
0-7
will be written into the memory if it is valid t
DVWH
before the end of a W controlled
WRITE
or t
DVEH
before the end of an E controlled
WRITE
.
It is recommended that G be kept high during the
entire
WRITE
cycle to avoid data bus contention on
common I/O lines. If G is left low, internal circuitry
will turn off the output buffers t
WLQZ
after W goes low.
The software sequence must be clocked with E con-
trolled
READ
s.
Once the sixth address in the sequence has been
entered, the
STORE
cycle will commence and the
chip will be disabled. It is important that
READ
cycles
and not
WRITE
cycles be used in the sequence,
although it is not necessary that G be low for the
sequence to be valid. After the t
STORE
cycle time has
been fulfilled, the
SRAM
will again be activated for
READ
and
WRITE
operation.
Document Control #ML0008 Rev 0.7
February 2007
9
SIMTEK [ SIMTEK CORPORATION ]
