+5V
V
CC
= +5V
T
A
= +25 C
PFI
PFO
+1.25V
30pF
1KΩ
Figure 4A. Power-Fail Comparator De-assertion
Response Time.
Figure 4B. Circuit for the Power-Fail Comparator De-
assertion Response Time.
+5V
V
CC
= +5V
T
A
= +25 C
1KΩ
PFI
PFO
30pF
+1.25V
Figure 5A. Power-Fail Comparator Assertion Response
Time.
Figure 5B. Circuit for the Power-Fail Comparator
Assertion Response Time.
V
CC
T
A
= +25
o
C
V
CC
2KΩ
RESET
RESET
330pF
GND
Figure 6A. SP705/707 RESET Output Voltage vs.
Supply Voltage.
Figure 6B. Circuit for the SP705/707 RESET Output
Voltage vs. Supply Voltage.
SP705DS/09
SP705 Low Power Microprocessor Supervisory Circuits
© Copyright 2000 Sipex Corporation
6