欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN8710AI-EZK-TR 参数 Datasheet PDF下载

LAN8710AI-EZK-TR图片预览
型号: LAN8710AI-EZK-TR
PDF下载: 下载PDF文件 查看货源
内容描述: MII / RMII 10/100以太网收发器, HP Auto-MDIX的和flexPWR技术在小尺寸 [MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR Technology in a Small Footprint]
分类和应用: 网络接口电信集成电路电信电路以太网局域网(LAN)标准以太网:16GBASE-T
文件页数/大小: 79 页 / 1095 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN8710AI-EZK-TR的Datasheet PDF文件第49页浏览型号LAN8710AI-EZK-TR的Datasheet PDF文件第50页浏览型号LAN8710AI-EZK-TR的Datasheet PDF文件第51页浏览型号LAN8710AI-EZK-TR的Datasheet PDF文件第52页浏览型号LAN8710AI-EZK-TR的Datasheet PDF文件第54页浏览型号LAN8710AI-EZK-TR的Datasheet PDF文件第55页浏览型号LAN8710AI-EZK-TR的Datasheet PDF文件第56页浏览型号LAN8710AI-EZK-TR的Datasheet PDF文件第57页  
MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR
®
Technology in a Small Footprint
Datasheet
5.3.9.2
Mode Bus – MODE[2:0]
The MODE[2:0] bus controls the configuration of the 10/100 digital block. When the nRST pin is
deasserted, the register bit values are loaded according to the MODE[2:0] pins. The 10/100 digital
block is then configured by the register bit values. When a soft reset occurs (bit 0.15) as described in
the configuration of the 10/100 digital block is controlled by the register bit values, and the
MODE[2:0] pins have no affect.
The LAN8710 mode may be configured using hardware configuration as summarized in
The user may configure the transceiver mode by writing the SMI registers.
Table 5.40 MODE[2:0] Bus
DEFAULT REGISTER BIT VALUES
MODE[2:0]
MODE DEFINITIONS
REGISTER 0
[13,12,10,8]
REGISTER 4
[8,7,6,5]
N/A
N/A
N/A
000
001
010
10Base-T Half Duplex. Auto-negotiation disabled.
10Base-T Full Duplex. Auto-negotiation disabled.
100Base-TX Half Duplex. Auto-negotiation
disabled.
CRS is active during Transmit & Receive.
100Base-TX Full Duplex. Auto-negotiation disabled.
CRS is active during Receive.
100Base-TX Half Duplex is advertised. Auto-
negotiation enabled.
CRS is active during Transmit & Receive.
Repeater mode. Auto-negotiation enabled.
100Base-TX Half Duplex is advertised.
CRS is active during Receive.
Power Down mode. In this mode the transceiver will
wake-up in Power-Down mode. The transceiver
cannot be used when the MODE[2:0] bits are set to
this mode. To exit this mode, the MODE bits in
Register 18.7:5(see
must be configured
to some other value and a soft reset must be
issued.
All capable. Auto-negotiation enabled.
0000
0001
1000
011
100
1001
1100
N/A
0100
101
1100
0100
110
N/A
N/A
111
X10X
1111
The MODE[2:0] hardware configuration pins are multiplexed with other signals as shown in
Table 5.41 Pin Names for Mode Bits
MODE BIT
MODE[0]
MODE[1]
MODE[2]
PIN NAME
RXD0/MODE0
RXD1/MODE1
COL/CRS_DV/MODE2
5.3.9.3
MII/RMII Mode Selection
MII or RMII mode selection is latched on the rising edge of the internal reset (nRESET) based on the
strapping of the RXD2/RMIISEL pin. The default mode is MII with the internal pull-down resistor. To
select RMII mode, pull the RXD2/RMIISEL pin high with an external resistor to VDDIO.
SMSC LAN8710/LAN8710i
53
Revision 1.0 (04-15-09)
DATASHEET