ICX055BL
Bias Conditions
Item
Output amplifier drain voltage
Output amplifier gate voltage
Output amplifier source
Substrate voltage adjustment range
Fluctuation range after substrate voltage adjustment
Reset gate clock voltage adjustment range
Fluctuation range after reset gate clock voltage adjustment
Protective transistor bias
DC Characteristics
Item
Output amplifier drain current
Input current
Input current
Symbol
I
DD
I
IN1
I
IN2
Min.
Typ.
3
1
10
Max.
Unit
mA
µA
µA
∗
3
∗
4
Remarks
Symbol
V
DD
V
GG
V
SS
V
SUB
∆V
SUB
V
RGL
∆V
RGL
V
L
Min.
14.55
1.75
Typ.
15.0
2.0
Max.
15.45
2.25
Unit
V
V
±5%
V
%
V
%
∗
1
∗
1
Remarks
Grounded with
680Ω resistor
9.0
–3
1.0
–3
∗
2
18.5
+3
4.0
+3
∗
1
Indications of substrate voltage (V
SUB
) · reset gate clock voltage (V
RGL
) setting value.
The setting values of substrate voltage and reset gate clock voltage are indicated on the back of the image
sensor by a special code. Adjust substrate voltage (V
SUB
) and reset gate clock voltage (V
RGL
) to the
indicated voltage. Fluctuation range after adjustment is ±3%.
V
SUB
code
V
RGL
code
one character indication
one character indication
↑ ↑
V
RGL
code V
SUB
code
Code and optimal setting correspond to each other as follows.
1
2
3
4
5
6
7
V
RGL
code
Optimal setting
V
SUB
code
Optimal setting
1.0 1.5 2.0 2.5 3.0 3.5 4.0
E
f
G
h
J
K
L
m
N
P
Q
R
S
T
U
V
W
X
Y
Z
9.0 9.5 10.0 10.5 11.0 11.5 12.0 12.5 13.0 13.5 14.0 14.5 15.0 15.5 16.0 16.5 17.0 17.5 18.0 18.5
<Example> “5L”
→
V
RGL
= 3.0V
V
SUB
= 12.0V
∗
2
V
L
setting is the V
VL
voltage of the vertical transfer clock waveform.
∗
3
1) Current to each pin when 18V is applied to V
DD
, V
OUT
, Vss and SUB pins, while pins that are not tested
are grounded.
2) Current to each pin when 20V is applied sequentially to Vφ
1
, Vφ
2
, Vφ
3
and Vφ
4
pins, while pins that are
not tested are grounded. However, 20V is applied to SUB pin.
3) Current to each pin when 15V is applied sequentially to RG, Hφ
1
, Hφ
2
and V
GG
pins, while pins that are
not tested are grounded. However, 15V is applied to SUB pin.
4) Current to V
L
pin when 30V is applied to Vφ
1
, Vφ
2
, Vφ
3
, Vφ
4
, V
DD
and V
OUT
pins or when, 24V is applied
to RG pin or when, 20V is applied to V
GG
, Vss, Hφ
1
and Hφ
2
pins, while V
L
pin is grounded. However,
GND and SUB pins are left open.
∗
4
Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.
–3–
SONY [ SONY CORPORATION ]
