欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29F010B-45JC 参数 Datasheet PDF下载

AM29F010B-45JC图片预览
型号: AM29F010B-45JC
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位( 128千×8位) CMOS 5.0伏只,统一部门快闪记忆体 [1 Megabit (128 K x 8-bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory]
分类和应用:
文件页数/大小: 33 页 / 1007 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29F010B-45JC的Datasheet PDF文件第14页浏览型号AM29F010B-45JC的Datasheet PDF文件第15页浏览型号AM29F010B-45JC的Datasheet PDF文件第16页浏览型号AM29F010B-45JC的Datasheet PDF文件第17页浏览型号AM29F010B-45JC的Datasheet PDF文件第19页浏览型号AM29F010B-45JC的Datasheet PDF文件第20页浏览型号AM29F010B-45JC的Datasheet PDF文件第21页浏览型号AM29F010B-45JC的Datasheet PDF文件第22页  
D A T A
The DQ5 failure condition may appear if the system
tries to program a “1” to a location that is previously pro-
grammed to “0.”
Only an erase operation can change
a “0” back to a “1.”
Under this condition, the device
halts the operation, and when the operation has ex-
ceeded the timing limits, DQ5 produces a “1.”
Under both these conditions, the system must issue the
reset command to return the device to reading array
data.
S H E E T
tem can guarantee that the time between additional
sector erase commands will always be less than 50
μs.
See also the “Sector Erase Command Sequence”
section.
After the sector erase command sequence is written,
the system should read the status on DQ7 (Data# Poll-
ing) or DQ6 (Toggle Bit I) to ensure the device has
accepted the command sequence, and then read DQ3.
If DQ3 is “1”, the internally controlled erase cycle has
begun; all further commands are ignored until the
erase operation is complete. If DQ3 is “0”, the device
will accept additional sector erase commands. To en-
sure the command has been accepted, the system
software should check the status of DQ3 prior to and
following each subsequent sector erase command. If
DQ3 is high on the second status check, the last com-
mand might not have been accepted. Table 5 shows
the outputs for DQ3.
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not an
erase operation has begun. (The sector erase timer
does not apply to the chip erase command.) If addi-
tional sectors are selected for erasure, the entire time-
out also applies after each additional sector erase com-
mand. When the time-out is complete, DQ3 switches
from “0” to “1.” The system may ignore DQ3 if the sys-
Table 5.
Operation
Standard
Mode
Erase
Suspend
Mode
Embedded Program Algorithm
Embedded Erase Algorithm
Reading within Erase Suspended Sector
Write Operation Status
DQ7
(Note 1)
DQ7#
0
1
Data
DQ6
Toggle
Toggle
No toggle
Data
DQ5
(Note 2)
0
0
0
Data
DQ3
N/A
1
N/A
Data
Reading within Non-Erase Suspended Sector
Notes:
1. DQ7 requires a valid address when reading status information. Refer to the appropriate subsection for further details.
2. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits.
See “DQ5: Exceeded Timing Limits” for more information.
16
Am29F010B
Am29F010B_00_C7 October 31, 2006