欢迎访问ic37.com |
会员登录 免费注册
发布采购

S29GL064N90BFI030 参数 Datasheet PDF下载

S29GL064N90BFI030图片预览
型号: S29GL064N90BFI030
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆, 32兆3.0伏只页面模式闪存设有110纳米的MirrorBit工艺技术 [64 Megabit, 32 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 110 nm MirrorBit Process Technology]
分类和应用: 闪存
文件页数/大小: 79 页 / 3123 K
品牌: SPANSION [ SPANSION ]
 浏览型号S29GL064N90BFI030的Datasheet PDF文件第50页浏览型号S29GL064N90BFI030的Datasheet PDF文件第51页浏览型号S29GL064N90BFI030的Datasheet PDF文件第52页浏览型号S29GL064N90BFI030的Datasheet PDF文件第53页浏览型号S29GL064N90BFI030的Datasheet PDF文件第55页浏览型号S29GL064N90BFI030的Datasheet PDF文件第56页浏览型号S29GL064N90BFI030的Datasheet PDF文件第57页浏览型号S29GL064N90BFI030的Datasheet PDF文件第58页  
D at a
S hee t
Table 10.4
Sector Protection Commands (x8)
Command Sequence
(Notes)
Command Set Entry
Program
Read
Command Set Exit
Command Set Entry
Program
Read
Unlock
Command Set Exit
Command Set Entry
PPB Program
All PPB Erase
(Notes
PPB Status Read
Command Set Exit
Command Set Entry
PPB Lock Bit Set
PPB Lock Bit Status
Read
Command Set Exit
Command Set Entry
DYB Set
DYB Clear
DYB Status Read
Command Set Exit
1st/8th
Addr Data
AAA
XXX
00
XXX
AAA
XXX
00
07
00
05
XX
AAA
XXX
XXX
SA
XXX
AAA
XXX
XXX
XXX
AAA
XXX
XXX
SA
XXX
AA
A0
Data
90
AA
2nd/9th
Addr
Data
555
XXX
55
Data
Bus Cycles (Notes
3rd/10th
4th/11th
5th
Addr
Data Addr Data Addr Data
AAA
40
Cycles
6th
Addr Data
7th
Data
Addr
3
2
1
2
3
2
8
11
2
3
2
2
1
2
3
2
1
2
3
2
2
1
2
Lock
Register
Bits
XXX
555
00
55
PWDx
PWD1
03
PWD6
00
55
00
30
AAA
C0
AAA
60
A0
PWAx
PWD0
01
PWD7
25
00
PWD5
06
90
AA
A0
80
RD(0)
90
AA
A0
RD(0)
90
AA
A0
A0
RD(0)
90
XX
555
SA
SA
XXX
555
XXX
XX
555
SA
00
Password
Protection
02
00
07
PWD2
PWD0
PWD7
03
01
00
PWD3
PWD1
29
04
02
PWD4
PWD2
05
03
PWD5
PWD3
06
04
PWD6
PWD4
Non-Volatile
Sector Protection
(PPB)
00
55
00
AAA
50
Global Volatile
Sector Protection
Freeze (PPB Lock)
00
55
00
01
AAA
E0
Volatile Sector
Protection
(DYB)
XXX
00
Legend
X = Don’t care.
RA = Address of the memory location to be read.
SA = Sector Address. Any address that falls within a specified sector. See
Tables
for sector address ranges.
Notes
1. All values are in hexadecimal.
2. Shaded cells indicate read cycles.
3. Address and data bits not specified in table, legend, or notes are don’t
cares (each hex digit implies 4 bits of data).
4. Writing incorrect address and data values or writing them in the improper
sequence may place the device in an unknown state. The system must
write the reset command to return the device to reading array data.
5. Entry commands are required to enter a specific mode to enable
instructions only available within that mode.
6. No unlock or command cycles required when bank is reading array data.
PWA = Password Address. Address bits A1 and A0 are used to select each 16-
bit portion of the 64-bit entity.
PWD = Password Data.
RD(0) = DQ0 protection indicator bit. If protected, DQ0 = 0. If unprotected,
DQ0 = 1.
7. Exit command must be issued to reset the device into read mode; device
may otherwise be placed in an unknown state.
8. Entire two bus-cycle sequence must be entered for each portion of the
password.
9. Full address range is required for reading password.
10. Password may be unlocked or read in any order. Unlocking requires the full
password (all seven cycles).
11. ACC must be at V
IH
when setting PPB or DYB.
12. “All PPB Erase” command pre-programs all PPBs before erasure to prevent
over-erasure.
54
S29GL-N MirrorBit
®
Flash Family
S29GL-N_01_09 November 16, 2007