CC1110Fx / CC1111Fx
MEMCTR (0xC7) – Memory Arbiter Control
Bit
7:2
1
Name
Reset
0
R/W
R/W
R/W
Description
Not used
Flash cache disable. Invalidates contents of instruction cache and forces all
instruction read accesses to read straight from flash memory. Disabling will
increase power consumption and is provided for debug purposes.
0
1
0
Cache enabled
Cache disabled
CACHDIS
0
PREFDIS
1
R/W
Flash prefetch disable. When set prefetch of flash data is disabled, when
cleared the next two bytes in flash are fetched when last byte in cache is
read.
0
1
Prefetch enabled
Prefetch disabled
11.3 CPU Registers
This section describes the internal registers
found in the CPU.
11.3.1 Data Pointers
The
CC1110Fx/CC1111Fx
has two data pointers,
DPTR0 and DPTR1, to accelerate the
movement of data blocks to/from memory. The
data pointers are generally used to access
CODE or XDATA space e.g.
MOVC A,@A+DPTR
MOV A,@DPTR
.
The data pointer select bit, bit 0 in the Data
Pointer Select register
chooses which
data pointer to use during the execution of an
instruction that uses the data pointer, e.g. in
one of the above instructions.
The data pointers are two bytes
consisting of the following SFRs:
•
DPTR0 –
•
DPTR1 –
wide
DPH0 (0x83) – Data Pointer 0 High Byte
Bit
7:0
Name
DPH0[7:0]
Reset
0
R/W
R/W
Description
Data pointer 0, high byte
DPL0 (0x82) – Data Pointer 0 Low Byte
Bit
7:0
Name
DPL0[7:0]
Reset
0
R/W
R/W
Description
Data pointer 0, low byte
DPH1 (0x85) – Data Pointer 1 High Byte
Bit
7:0
Name
DPH1[7:0]
Reset
0
R/W
R/W
Description
Data pointer 1, high byte
DPL1 (0x84) – Data Pointer 1 Low Byte
Bit
7:0
Name
DPL1[7:0]
Reset
0
R/W
R/W
Description
Data pointer 1, low byte
DPS (0x92) – Data Pointer Select
Bit
7:1
0
DPS
Name
Reset
0
0
R/W
R/W
R/W
Description
Not used
Data pointer select
0
1
DPTR0
DPTR1
SWRS033E
Page 54 of 239
TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
