欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC2511F8RSP 参数 Datasheet PDF下载

CC2511F8RSP图片预览
型号: CC2511F8RSP
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器, 2.4 GHz射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, 2.4 GHz RF Transceiver, and USB Controller]
分类和应用: 存储电信集成电路射频控制器
文件页数/大小: 244 页 / 2899 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC2511F8RSP的Datasheet PDF文件第151页浏览型号CC2511F8RSP的Datasheet PDF文件第152页浏览型号CC2511F8RSP的Datasheet PDF文件第153页浏览型号CC2511F8RSP的Datasheet PDF文件第154页浏览型号CC2511F8RSP的Datasheet PDF文件第156页浏览型号CC2511F8RSP的Datasheet PDF文件第157页浏览型号CC2511F8RSP的Datasheet PDF文件第158页浏览型号CC2511F8RSP的Datasheet PDF文件第159页  
C2510Fx / CC2511Fx  
For SPI slave mode the maximum baud rate is  
always F/8.  
UxBAUD.BAUD_M[7:0]=0).  
mode does not need to receive data, the  
If SPI master  
maximum  
(UxGCR.BAUD_E[4:0]=19  
UxBAUD.BAUD_M[7:0]=0). Setting higher  
baud rates than this will give erroneous results.  
SPI  
rate  
is  
F/2  
and  
Note that the baud rate must be configured  
before any other UART or SPI operations take  
place (the baud rate should never be changed  
when UxCSR.ACTIVEis asserted).  
Baud rate [bps]  
2400  
UxBAUD.BAUD_M UxGCR.BAUD_E Error (%)  
131  
131  
131  
34  
6
0.04  
0.04  
0.04  
0.13  
0.04  
0.13  
0.04  
0.13  
0.04  
0.13  
0.13  
4800  
7
9600  
8
14400  
9
19200  
131  
34  
9
28800  
10  
10  
11  
11  
12  
13  
38400  
131  
34  
57600  
76800  
131  
34  
115200  
230400  
34  
Table 55: Commonly used Baud Rate Settings for 26 MHz System Clock  
Baud rate [bps]  
2400  
UxBAUD.BAUD_M UxGCR.BAUD_E Error (%)  
163  
163  
163  
59  
6
0.08  
0.08  
0.09  
0.13  
0.10  
0.14  
0.10  
0.14  
0.10  
0.14  
0.14  
4800  
7
9600  
8
14400  
9
19200  
163  
59  
9
28800  
10  
10  
11  
11  
12  
13  
38400  
163  
59  
57600  
76800  
163  
59  
115200  
230400  
59  
Table 56: Commonly used Baud Rate Settings for 24 MHz System Clock  
13.14.4  
USART Flushing  
13.14.5  
USART Interrupts  
The current operation can be aborted  
(operation stopped and all data buffers  
Each USART has two interrupts. These are the  
USART RX complete interrupt  
(TCON.URXxIF) and the USART TX  
complete interrupt (IRCON2.UTXxIF). The  
interrupts are enabled by setting  
IEN0.URXxIE=1 and IEN2.UTXxIE=1,  
x
cleared)  
by  
setting  
x
UxUCR.FLUSH=1.Asserting the FLUSH bit  
should either be aligned with USART interrupts  
or a wait time of one bit duration (at current  
baud rate) should be added after setting the bit  
to 1 before accessing the USART registers.  
respectively. Please see the previous sections  
on how the interrupt flags are asserted in the  
different modes of operation (UART RX, UART  
TX, SPI master, and SPI Slave).  
SWRS055D  
Page 155 of 243