FDS 6531/6532 005
Data Sheet 71M6531D/F-71M6532D/F
4.2
•
•
•
•
I/O RAM Description – Alphabetical Order
Bits with a W (write) direction are written by the MPU into configuration RAM. Typically, they are initially stored in flash memory and copied to
the configuration RAM by the MPU. Some of the more frequently programmed bits are mapped to the MPU SFR memory space. The remain-
ing bits are mapped to 2xxx.
Bits with a R (read) direction can be read by the MPU.
Columns labeled Reset and Wake describe the bit values upon reset and wake, respectively. “NV” in the Wake column means the bit is po-
wered by the nonvolatile supply and is not initialized. LCD-related registers labeled “L” retain data upon transition from LCD mode to
BROWNOUT mode and vice versa, but do not retain data in SLEEP mode. “–“ means that the value is undefined.
Write-only bits will return zero when they are read.
Table 49: I/O RAM Description - Alphabetical
The following conventions apply to the descriptions in this table:
Name
ADC_E
BME
Location
2005[3]
2020[6]
Reset
0
0
Wake
0
–
Dir
R/W
R/W
BOOT_SIZE[7:0]
CE10MHZ
CE_E
CE_LCTN[7:0]
CHOP_E[1:0]
20A7[7:0]
2000[3]
2000[4]
20A8[4:0]
2002[5:4]
01
0
0
31
0
01
0
0
31
0
R/W
R/W
R/W
R/W
R/W
CHOP_IA*
CHOP_IB*
CHOP_I_E*
20AC[0]
20AC[4]
20AB[0]
0
0
0
0
0
0
R/W
R/W
R/W
Description
Enables ADC and VREF. When disabled, removes bias current.
Battery Measure Enable. When set, a load current is immediately applied to the bat-
tery and it is connected to the ADC to be measured on Alternative Mux Cycles. See
the
MUX_ALT
bit.
End of space reserved for boot program. The ending address of the boot region is
1024*BOOT_SIZE.
CE clock select. When set, the CE is clocked at 10 MHz. Otherwise, the CE clock
frequency is 5 MHz.
CE enable.
CE program location. The starting address for the CE program is 1024*CE_LCTN.
Chop enable for the reference bandgap circuit. The value of CHOP will change on the
rising edge of MUXSYNC according to the value in
CHOP_E:
00 = toggle, except at the mux sync edge at the end of SUMCYCLE, an alternative
MUX frame is automatically inserted at the end of each accumulation interval.
01 = positive.
10 = reversed.
11 = toggle, no alternative MUX frame is inserted
This bit enables chop mode for the IA current channel (71M6532D/F only).
CHOP_I_E
must be set also.
This bit enables chop mode for the IB current channel (71M6532D/F only).
CHOP_I_E
must be set also.
This bit must be set to enable chop mode for the current channels (71M6532D/F only).
v1.2
© 2005-2009 TERIDIAN Semiconductor Corporation
75
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
