欢迎访问ic37.com |
会员登录 免费注册
发布采购

T4312816B-6S 参数 Datasheet PDF下载

T4312816B-6S图片预览
型号: T4312816B-6S
PDF下载: 下载PDF文件 查看货源
内容描述: 8M ×16 SDRAM 2M X 16位X 4Banks同步DRAM [8M x 16 SDRAM 2M x 16bit x 4Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 70 页 / 665 K
品牌: TMT [ TAIWAN MEMORY TECHNOLOGY ]
 浏览型号T4312816B-6S的Datasheet PDF文件第1页浏览型号T4312816B-6S的Datasheet PDF文件第2页浏览型号T4312816B-6S的Datasheet PDF文件第3页浏览型号T4312816B-6S的Datasheet PDF文件第5页浏览型号T4312816B-6S的Datasheet PDF文件第6页浏览型号T4312816B-6S的Datasheet PDF文件第7页浏览型号T4312816B-6S的Datasheet PDF文件第8页浏览型号T4312816B-6S的Datasheet PDF文件第9页  
tm
TE
CH
T4312816B
Operation Mode
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 2 shows
the truth table for the operation commands.
Table 2. Truth Table (Note (1), (2) )
Command
BankActivate
BankPrecharge
PrechargeAll
Write
Write and AutoPrecharge
Read
Read and Autoprecharge
Mode Register Set
No-Operation
Burst Stop
Device Deselect
AutoRefresh
SelfRefresh Entry
SelfRefresh Exit
Clock Suspend Mode Entry
Power Down Mode Entry
Clock Suspend Mode Exit
Power Down Mode Exit
Data Write/Output Enable
State
Idle
(3)
Any
Any
Active
(3)
Active
(3)
Active
(3)
Active
(3)
Idle
Any
Active
(4)
Any
Idle
Idle
Idle
(SelfRefresh)
CKE
n-1
CKE
n
DQM BA
0,1
A
10
A
0-9,11
CS# RAS# CAS# WE#
H
H
H
H
H
H
H
H
H
H
H
H
H
L
H
H
L
L
H
X
X
X
X
X
X
X
X
X
X
X
H
L
H
L
L
H
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
X
X
X
X
X
X
X
X
X
X
X
V
V
X
V
V
V
V
Row address
L
H
L
H
L
H
X
X
X
X
X
X
X
X
X
X
X
X
X
Column
address (A0
~ A8)
Column
address (A0
~ A8)
L
L
L
L
L
L
L
L
L
L
H
L
L
H
L
X
H
L
X
H
L
X
L
L
L
H
H
H
H
L
H
H
X
L
L
X
H
X
X
H
X
X
H
X
X
H
H
H
L
L
L
L
L
H
H
X
L
L
X
H
X
X
H
X
X
H
X
X
H
L
L
L
L
H
H
L
H
L
X
H
H
X
H
X
X
H
X
X
H
X
X
OP code
X
X
X
X
X
X
X
X
X
X
X
Active
Any
(5)
Active
Any
(PowerDown)
Active
Data Mask/Output Disable
Active
H
X
H
X
X
X
X
Note:
1. V=Valid X=Don't Care L=Low level H=High level
2. CKE
n
signal is input level when commands are provided.
CKE
n-1
signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BS signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.
TM Technology Inc. reserves the right
P. 4
to change products or specifications without notice.
Publication Date: FEB. 2007
Revision: A