Transcend 44-Pi
i
n I
I
DE Fl
l
ash Modul
l
e
Transcend 44-P n DE F ash Modu e
TS128M ~ 8GDOM44V-S
TS128M ~ 8GDOM44V-S
Ultra DMA Data Burst Timing Descriptions
Name
t
2CYCTYP
t
CYC
t
2CYC
t
DS
t
DH
t
DVS
t
DVH
t
CS
t
CH
t
CVS
t
CVH
t
ZFS
t
DZFS
t
FS
t
LI
t
MLI
t
UI
t
AZ
t
ZAH
t
ZAD
t
ENV
t
RFS
t
RP
t
IORDYZ
t
ZIORDY
t
ACK
t
SS
Comment
Notes
Typical sustained average two cycle time
Cycle time allowing for asymmetry and clock variations (from STROBE edge to STROBE
edge)
Two cycle time allowing for clock variations (from rising edge to next rising edge or from
falling edge to next falling edge of STROBE)
Data setup time at recipient (from data valid until STROBE edge)
2,
Data hold time at recipient (from STROBE edge until data may become invalid)
2,
Data valid setup time at sender (from data valid until STROBE edge)
3
Data valid hold time at sender (from STROBE edge until data may become invalid)
3
CRC word setup time at device
2
CRC word hold time device
2
CRC word valid setup time at host (from CRC valid until -DMACK negation)
3
CRC word valid hold time at sender (from -DMACK negation until CRC may become invalid) 3
Time from STROBE output released-to-driving until the first transition of critical timing.
Time from data output released-to-driving until the first transition of critical timing.
First STROBE time (for device to first negate DSTROBE from STOP during a data in burst)
Limited interlock time
1
Interlock time with minimum
1
Unlimited interlock time
1
Maximum time allowed for output drivers to release (from asserted or negated)
Minimum delay time required for output
drivers to assert or negate (from released)
Envelope time (from -DMACK to STOP and -HDMARDY during data in burst initiation and
from DMACK to STOP during data out burst initiation)
Ready-to-final-STROBE time (no STROBE edges shall be sent this long after negation of
-DMARDY)
Ready-to-pause time (that recipient shall wait to pause after negating -DMARDY)
Maximum time before releasing IORDY
Minimum time before driving IORDY
4,
Setup and hold times for -DMACK (before assertion or negation)
Time from STROBE edge to negation of DMARQ or assertion of STOP (when sender
terminates a burst)
Notes:
(1) The parameters t
UI
, t
MLI
(in Page 19: Ultra DMA Data-In Burst Device Termination Timing and Page 20: Ultra DMA Data-In
Burst Host Termination Timing), and t
LI
indicate sender-to-recipient or recipient-to-sender interlocks,i.e., one agent
(either sender or recipient) is waiting for the other agent to respond with a signal before proceeding.t
UI
is an unlimited
interlock that has no maximum time value. t
ML
I is a limited time-out that has a defined minimum. t
LI
is a limited time-out
that has a defined maximum.
(2) 80-conductor cabling (see see ATA specification :Annex A)) shall be required in order to meet setup (t
DS
, t
CS
) and hold (t
DH
,
t
CH
) times in modes greater than 2.
(3) Timing for
t
DVS
,
t
DVH
, t
CVS
and t
CVH
shall be met for lumped capacitive loads of 15 and 40 pF at the connector where
the Data and STROBE signals have the same capacitive load value. Due to reflections on the cable, these timing
measurements are not valid in a normally functioning system.
(4) For all timing modes the parameter t
ZIORDY
may be greater than t
ENV
due to the fact that the host has a pull-up on IORDY-
giving it a known state when released.
Transcend Information Inc.
13
Ver 1.2
TRANSCEND [ TRANSCEND INFORMATION. INC. ]
