欢迎访问ic37.com |
会员登录 免费注册
发布采购

W25Q16VSSIG 参数 Datasheet PDF下载

W25Q16VSSIG图片预览
型号: W25Q16VSSIG
PDF下载: 下载PDF文件 查看货源
内容描述: 具有双路和四路SPI 16M位串行闪存 [16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 60 页 / 1415 K
品牌: WINBOND [ WINBOND ]
 浏览型号W25Q16VSSIG的Datasheet PDF文件第46页浏览型号W25Q16VSSIG的Datasheet PDF文件第47页浏览型号W25Q16VSSIG的Datasheet PDF文件第48页浏览型号W25Q16VSSIG的Datasheet PDF文件第49页浏览型号W25Q16VSSIG的Datasheet PDF文件第51页浏览型号W25Q16VSSIG的Datasheet PDF文件第52页浏览型号W25Q16VSSIG的Datasheet PDF文件第53页浏览型号W25Q16VSSIG的Datasheet PDF文件第54页  
W25Q16V
11.6 AC Electrical Characteristics
DESCRIPTION
SYMBOL
ALT
MIN
SPEC
TYP
MAX
UNIT
Clock frequency for all instructions,
except Read Data (03h) & Octal Word Read (E3h)
2.7V-3.6V VCC & Industrial Temperature
Clock frequency
for Octal Word Read Quad I/O (E3h)
3.0V-3.6V VCC & Industrial Temperature
Clock freq. Read Data instruction (03h)
Clock High, Low Time except Read Data (03h)
Clock High, Low Time for Read Data (03h)
instruction
Clock Rise Time peak to peak
Clock Fall Time peak to peak
/CS Active Setup Time relative to CLK
/CS Not Active Hold Time relative to CLK
Data In Setup Time
Data In Hold Time
/CS Active Hold Time relative to CLK
/CS Not Active Setup Time relative to CLK
/CS Deselect Time (for Array Read
Array Read /
Erase or Program
Read Status Registers)
Output Disable Time
Clock Low to Output Valid
2.7V-3.6V / 3.0V-3.6V
Clock Low to Output Valid (for Read ID instructions)
2.7V-3.6V / 3.0V-3.6V
Output Hold Time
/HOLD Active Setup Time relative to CLK
F
R
f
C
D.C.
80
MHz
F
R
f
R
t
CLL
(1)
t
CRLL
(1)
t
CLCH
(2)
t
CHCL
(2)
t
SLCH
t
CHSL
t
DVCH
t
CHDX
t
CHSH
t
SHCH
t
SHSL
t
SHQZ
(2)
t
CLQV
1
t
CRLH
,
t
CLH
,
f
C
D.C.
D.C.
6
8
8
0.1
0.1
50
50
MHz
MHz
ns
ns
V/ns
V/ns
ns
ns
ns
ns
ns
ns
ns
t
CSS
5
5
t
DSU
t
DH
2
5
5
5
t
CSH
t
DIS
t
V
1
10/50
7
7/6
ns
ns
t
CLQV
2
t
CLQX
t
HLCH
t
V
2
t
HO
0
5
8.5 / 7.5
ns
ns
ns
Continued – next page
- 50 -