欢迎访问ic37.com |
会员登录 免费注册
发布采购

W25X80AVSSIG 参数 Datasheet PDF下载

W25X80AVSSIG图片预览
型号: W25X80AVSSIG
PDF下载: 下载PDF文件 查看货源
内容描述: 1M位, 2M位, 4M位和8M位串行闪存4KB扇区输出和双输出的SPI [1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI]
分类和应用: 闪存输出元件
文件页数/大小: 45 页 / 1473 K
品牌: WINBOND [ WINBOND ]
 浏览型号W25X80AVSSIG的Datasheet PDF文件第13页浏览型号W25X80AVSSIG的Datasheet PDF文件第14页浏览型号W25X80AVSSIG的Datasheet PDF文件第15页浏览型号W25X80AVSSIG的Datasheet PDF文件第16页浏览型号W25X80AVSSIG的Datasheet PDF文件第18页浏览型号W25X80AVSSIG的Datasheet PDF文件第19页浏览型号W25X80AVSSIG的Datasheet PDF文件第20页浏览型号W25X80AVSSIG的Datasheet PDF文件第21页  
W25X10A, W25X20A, W25X40A, W25X80A
10.2.5 Read Status Register (05h)
The Read Status Register instruction allows the 8-bit Status Register to be read. The instruction is
entered by driving /CS low and shifting the instruction code “05h” into the DIO pin on the rising edge of
CLK. The status register bits are then shifted out on the DO pin at the falling edge of CLK with most
significant bit (MSB) first as shown in figure 6. The Status Register bits are shown in figure 3 and
include the BUSY, WEL, BP2-BP0, TB and SRP bits (see description of the Status Register earlier in
this datasheet).
The Status Register instruction may be used at any time, even while a Program, Erase or Write Status
Register cycle is in progress. This allows the BUSY status bit to be checked to determine when the
cycle is complete and if the device can accept another instruction. The Status Register can be read
continuously, as shown in Figure 6. The instruction is completed by driving /CS high.
Figure 6. Read Status Register Instruction Sequence Diagram
- 17 -
Publication Release Date: February 27, 2008
Revision B