欢迎访问ic37.com |
会员登录 免费注册
发布采购

W25X80AVSSIG 参数 Datasheet PDF下载

W25X80AVSSIG图片预览
型号: W25X80AVSSIG
PDF下载: 下载PDF文件 查看货源
内容描述: 1M位, 2M位, 4M位和8M位串行闪存4KB扇区输出和双输出的SPI [1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI]
分类和应用: 闪存输出元件
文件页数/大小: 45 页 / 1473 K
品牌: WINBOND [ WINBOND ]
 浏览型号W25X80AVSSIG的Datasheet PDF文件第12页浏览型号W25X80AVSSIG的Datasheet PDF文件第13页浏览型号W25X80AVSSIG的Datasheet PDF文件第14页浏览型号W25X80AVSSIG的Datasheet PDF文件第15页浏览型号W25X80AVSSIG的Datasheet PDF文件第17页浏览型号W25X80AVSSIG的Datasheet PDF文件第18页浏览型号W25X80AVSSIG的Datasheet PDF文件第19页浏览型号W25X80AVSSIG的Datasheet PDF文件第20页  
W25X10A, W25X20A, W25X40A, W25X80A
10.2.3 Write Enable (06h)
The Write Enable instruction (Figure 4) sets the Write Enable Latch (WEL) bit in the Status Register to
a 1. The WEL bit must be set prior to every Page Program, Sector Erase, Block Erase, Chip Erase
and Write Status Register instruction. The Write Enable instruction is entered by driving /CS low,
shifting the instruction code “06h” into the Data Input (DI) pin on the rising edge of CLK, and then
driving /CS high.
Figure 4. Write Enable Instruction Sequence Diagram
10.2.4 Write Disable (04h)
The Write Disable instruction (Figure 5) resets the Write Enable Latch (WEL) bit in the Status Register
to a 0. The Write Disable instruction is entered by driving /CS low, shifting the instruction code “04h”
into the DIO pin and then driving /CS high. Note that the WEL bit is automatically reset after Power-up
and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and
Chip Erase instructions.
Figure 5. Write Disable Instruction Sequence Diagram
- 16 -