欢迎访问ic37.com |
会员登录 免费注册
发布采购

W77C032A40DL 参数 Datasheet PDF下载

W77C032A40DL图片预览
型号: W77C032A40DL
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICROCONTROLLER]
分类和应用: 微控制器
文件页数/大小: 78 页 / 547 K
品牌: WINBOND [ WINBOND ]
 浏览型号W77C032A40DL的Datasheet PDF文件第15页浏览型号W77C032A40DL的Datasheet PDF文件第16页浏览型号W77C032A40DL的Datasheet PDF文件第17页浏览型号W77C032A40DL的Datasheet PDF文件第18页浏览型号W77C032A40DL的Datasheet PDF文件第20页浏览型号W77C032A40DL的Datasheet PDF文件第21页浏览型号W77C032A40DL的Datasheet PDF文件第22页浏览型号W77C032A40DL的Datasheet PDF文件第23页  
W77C32/W77C032A
P3.7-0: General purpose I/O port. Each pin also has an alternate input or output function. The
alternate functions are described below.
P3.7
RD
Strobe for read from external RAM
P3.6
WR
Strobe for write to external RAM
P3.5 T1
Timer/counter 1 external count input
P3.4 T0
Timer/counter 0 external count input
P3.3
INT1
External interrupt 1
P3.2
INT0
External interrupt 0
P3.1 TxD Serial port 0 output
P3.0 RxD Serial port 0 input
Interrupt Priority
Bit:
7
-
Mnemonic: IP
IP.7:
PS1:
PT2:
PS:
PT1:
PX1:
PT0:
PX0:
This bit is un-implemented and will read high.
This bit defines the Serial port 1 interrupt priority.
This bit defines the Timer 2 interrupt priority.
This bit defines the Serial port 0 interrupt priority.
This bit defines the Timer 1 interrupt priority.
This bit defines the External interrupt 1 priority.
This bit defines the Timer 0 interrupt priority.
This bit defines the External interrupt 0 priority.
6
PS1
5
PT2
4
PS
3
PT1
2
PX1
1
PT0
0
PX0
Address: B8h
PS = 1 sets it to higher priority level.
PT2 = 1 sets it to higher priority level.
PS = 1 sets it to higher priority level.
PT1 = 1 sets it to higher priority level.
PX1 = 1 sets it to higher priority level.
PT0 = 1 sets it to higher priority level.
PX0 = 1 sets it to higher priority level.
Slave Address Mask Enable
Bit:
7
6
5
4
3
2
1
0
Mnemonic: SADEN
Address: B9h
SADEN: This register enables the Automatic Address Recognition feature of the Serial port 0. When
a bit in the SADEN is set to 1, the same bit location in SADDR will be compared with the
incoming serial data. When SADEN.n is 0, then the bit becomes a “don’t care” in the
comparison. This register enables the Automatic Address Recognition feature of the Serial
port 0. When all the bits of SADEN are 0, interrupt will occur for any incoming address.
Slave Address Mask Enable 1
Bit:
7
6
5
4
3
2
1
0
Mnemonic: SADEN1
Address: Bah
SADEN1:This register enables the Automatic Address Recognition feature of the Serial port 1. When
a bit in the SADEN1 is set to 1, the same bit location in SADDR1 will be compared with the
incoming serial data. When SADEN1.n is 0, then the bit becomes a “don’t care” in the
Publication Release Date: February 1, 2007
Revision A8
- 19 -